

1 Jeffrey E. Ostrow (CSB No. 213118)
SIMPSON THACHER & BARTLETT LLP
2 2550 Hanover Street
Palo Alto, California 94304
3 Telephone: (650) 251-5000
Facsimile: (650) 251-5002

4 Henry B. Gutman (admitted *pro hac vice*)
SIMPSON THACHER & BARTLETT LLP
5 425 Lexington Avenue
New York, New York 10017
6 Telephone: (212) 455-2000
Facsimile: (212) 455-2502
7 Attorneys for Plaintiff/Counterdefendant
3COM CORPORATION

8
9 AKIN GUMP STRAUSS HAUER & FELD LLP
YITAI HU (California Admission Pending)
10 ELIZABETH H. RADER (CSB No. 184963)
SEAN P. DEBRUINE (CSB No. 168071)
11 MING-TAO YANG (CSB No. 221295)
1950 University Avenue, Suite 505
East Palo Alto, CA 94303
12 Telephone: (415) 795-9500
Facsimile: (415) 765-9501
13 Email: erader@akingump.com

14 Attorneys for Defendant/Counterplaintiff
REALTEK SEMICONDUCTOR COPORATION

15
16 Steven H. Morrissett (State Bar No. 073424)
FINNEGAN, HENDERSON, FARABOW,
GARRETT & DUNNER, L.L.P.
17 Stanford Research Park
3300 Hillview Avenue
18 Palo Alto, California 94304-1203
Telephone: (650) 849-6600
19 Facsimile: (650) 849-6666

20 Of Counsel:

21 E. Robert Yoches, *Pro hac vice*
Timothy J. May, Esq.
22 Elizabeth A Niemeyer, *Pro hac vice*
FINNEGAN, HENDERSON, FARABOW,
23 GARRETT & DUNNER, L.L.P.
901 New York Avenue, NW
24 Washington, DC 20001
Telephone: (202) 408-4000
25 Facsimile: (202) 408-4400

26 Attorneys for Defendant/Counterplaintiff
D-LINK SYSTEMS INC. (Case No. Cv-03-2177-VRW)

27
28

David M. Barkan (CSB No. 160825/barkan@fr.com)
FISH & RICHARDSON P.C.
500 Arguello St., Suite 500
Redwood City, CA 94063
Telephone: (650) 839-5070
Facsimile: (650) 839-5071

Joseph V. Colaianni (Admitted pro hac vice/colaianni@fr.com)
Ralph A. Phillips (Admitted pro hac vice/phillips@fr.com)
FISH & RICHARDSON P.C.
1425 K Street, N.W., Suite 1100
Washington D.C., 20005
Telephone: (202) 783-5070
Facsimile: (202) 783-2331

Attorneys for Defendant/Counterplaintiff
D-LINK SYSTEMS, INC. (Case No. Cv-05-00098-VRW)

UNITED STATES DISTRICT COURT
NORTHERN DISTRICT OF CALIFORNIA
SAN FRANCISCO DIVISION

3COM CORPORATION,

Plaintiff/Counterdefendant,

v.

D-LINK SYSTEMS INC.,

and

REALTEK SEMICONDUCTOR
CORPORATION

Defendants/Counterplaintiffs.

Case No. Cv-03-2177-VRW

**AMENDED FINAL JOINT CLAIM
CONSTRUCTION AND PRE-
HEARING STATEMENT**

3COM CORPORATION,

Plaintiff/Counterdefendant,

v.

D-LINK SYSTEMS INC.,

Defendant/Counterplaintiff.

Case No. Cv-05-00098-VRW

**AMENDED FINAL JOINT CLAIM
CONSTRUCTION AND PRE-
HEARING STATEMENT**

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

Plaintiff/Counterdefendant 3Com Corporation and Defendants/Counterplaintiffs
Realtek Semiconductor Corporation and D-Link Systems Inc., by and through respective counsel,
hereby respectfully submit the following Amended Final Joint Claim Construction and Pre-
Hearing Statement pursuant the Court's Standing Order 3.1.

Table of Contents

		Page
I.	PATENT L.R. 4-3(b): DISPUTED CLAIM TERMS, PHRASES AND CLAUSES.....	1
A.	Claim Terms not Asserted by Parties as Subject to Construction According to 35 U.S.C. § 112 ¶ 6.....	1
1.	U.S. Pat. No. 5,307,459.....	1
2.	U.S. Pat. No. 5,434,872.....	12
3.	U.S. Pat. No. 5,732,094.....	19
4.	U.S. Pat. No. 6,327,625.....	28
5.	U.S. Pat. No. 6,526,446.....	31
6.	U.S. Pat. No. 6,570,884.....	37
B.	Claim Elements in Dispute as to Whether 35 U.S.C. § 112 ¶ 6 Applies	46
II.	PATENT L.R. 4-3(c): TIME FOR CLAIM CONSTRUCTION HEARING.....	54
III.	PATENT L.R. 4-3(d): WITNESSES AT CLAIM CONSTRUCTION HEARING	54
IV.	PATENT L.R. 4-3(e): OTHER ISSUES FOR PRE-CLAIM CONSTRUCTION HEARING CONFERENCE	55

I. PATENT L.R. 4-3(b): DISPUTED CLAIM TERMS, PHRASES AND CLAUSES

Pursuant to Patent L.R. 4-3(b), the parties identify the following claim terms, phrases, or clauses on which they disagree, and submit these terms for construction by the Court:

A. Claim Terms not Asserted by Parties as Subject to Construction According to 35 U.S.C. § 112 ¶ 6

1. U.S. Pat. No. 5,307,459

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
"alterable storage location" found in claim numbers: '459 patent: 1	<p><u>PROPOSED CONSTRUCTION:</u> storage location whose value is changeable</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>alter:</u> <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): v. tr. To change or make different; <u>modify:</u> altered my will. intr. To change or become different.</p> <p><u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> <u>see, e.g.,</u> claim 5 (depending from claim 1, claim 5 claiming posting status information which may be used by the host processor as feedback); claim 1; claim 7, claim 22; claim 23; claim 34; claim 35; claim 40; claim 41; claim 44; claim 45; claim 50; claim 51; claim 52; claim 53; <u>Specification:</u> <u>see, e.g.,</u> fig. 2, 14-24; col. 2:47-50 ("The threshold logic includes a counter coupled to the buffer memory for counting the data transfer to or from the buffer memory, and an alterable storage location containing a threshold value."); 3:8-14 ("According to another aspect of the present invention, the network interface logic includes control means for generating an interrupt signal to the host processor responsive to the indication signal. The control means also posts status information which may be used by the host processor as feedback for optimizing the threshold value in the alterable storage location."); <u>see also</u> col. 2:50-54; col. 3:18-25; col. 3:37-56; col. 3:67-4:2; col. 4:7-11; col. 6:32-33; col. 6:38-59; col. 23:56-59; col. 29:64-67; col. 30:45-48; col. 31:7-24; col. 42:19-22; Col. 1: 46-51; Col. 1: 63-66; Col. 2: 46-54; Col. 2: 30-35; Col. 2: 23-27; Col. 6: 9-59; Col. 41:44-55; Col. 3:11-14; Col. 42:17-25; Col. 6: 9-59; Col. 42:17-25; <u>see also</u> <u>Prosecution History:</u> Notice of</p>	<p><u>PROPOSED CONSTRUCTION:</u> storage location whose value is dynamically changeable</p> <p><u>INTRINSIC EVIDENCE:</u></p> <p>'459 patent at 42:17-25 ("The above indication signals are further optimized by allowing the host processor to dynamically tune the timing of the indication signals. The host processor has write access to the threshold registers and may alter the threshold values in the threshold registers based on posted status information by the network adapter. The posted status information will allow the host processor to determine whether it is responding too early or too late to an interrupt generated by the indications.")</p> <p>'459 patent at 6:31-59 ("Threshold logic 10 contains an alterable storage location 10a which contains a threshold value. This threshold value represents the amount of a data frame which will be transferred into or out of buffer 9 before an early indication signal will be generated which may cause host interface logic 8 to send an interrupt to host processor 5. . . .</p> <p><i>The threshold logic also includes a means for the host processor 5 to dynamically alter the time at which an indication is generated based on prior host processor 5 responses. When responding to an interrupt generated by an early indication, the host processor may examine network adapter status information to determine if host processor 5 is servicing the interrupt too early or too late. If host processor 5 responds to network adapter 3 before a complete data frame is transferred, host processor 5 then may decrease the threshold value in alterable storage location 10a enabling threshold logic 10 to generate the indication signal at a later time in the next</i></p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p data-bbox="553 254 943 281">Allowability, Oct. 14, 1993, pp. 2-3.</p> <p data-bbox="553 312 971 405"><u>EXTRINSIC EVIDENCE:</u> U.S. Patent Nos. 5,434,872; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.</p> <p data-bbox="553 443 959 562">3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p data-bbox="553 600 984 743">3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p data-bbox="553 781 995 1052">3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p data-bbox="1029 254 1516 525">transfer of a data frame. Alternatively, if host processor 5 responds to the network adapter 3 after a complete data frame has already been transferred, host processor 5 may then increase the threshold value in alterable storage location 10a enabling the threshold logic to generate an indication signal at an earlier time in the next transfer of a data frame.”)</p> <p data-bbox="1029 590 1516 735">‘459 patent at 3: 11-14 (“The control means also posts status information which may be used by the host processor as feedback for optimizing the threshold value in the alterable storage location.”)</p> <p data-bbox="1029 772 1516 1043">‘459 patent at 41: 44-55 (“Therefore, the present invention reduces host processor interrupt latency by generating early indications of data frame transfers. These early indications then may be used to generate an early interrupt to the host processor before the data frame is transferred which allows the host processor to save its current environment during a data frame transfer. . . .”)</p> <p data-bbox="1029 1081 1479 1136">‘459 patent at 31:7-24: (“3. Determine the latency delta.</p> <p data-bbox="1029 1173 1516 1562">If the current interrupt and the previous interrupt occurred on the same side of the event (both early or both late), then the latency delta is doubled (multiplied by 2). If the current interrupt occurred on the opposite side of the event (early versus late), then the delta is reset to 1 and has its sign changed. For example, if the current delta is plus 64, then the new delta will be minus 1; if the current delta is negative 32, then the new delta will be plus 1. This assures that if the algorithm overshoots the mark, it will stop and begin to accelerate in the opposite direction.</p> <p data-bbox="1029 1600 1308 1627">4. Update threshold value.</p> <p data-bbox="1029 1665 1516 1774">Finally, <i>the latency delta is added to the contents of the alterable storage location containing the threshold value.</i> The algorithm then returns to step 2.</p> <p data-bbox="1029 1812 1500 1898">The above algorithm may be used for tuning of other threshold logic embodiments which follow.”)</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		<p>'459 patent at 42:17-25: ("The above indication signals are further optimized by allowing the host processor to dynamically tune the timing of the indication signals. The host processor <i>has write access to the threshold registers and may alter the threshold values in the threshold registers based on posted status information</i> by the network adapter. The posted status information will allow the host processor to determine whether it is responding too early or too late to an interrupt generated by the indications.")</p> <p><u>See also Prosecution History</u>: Notice of Allowability, Oct. 14, 1993</p> <p><u>DICTIONARY/TREATISE DEFINITIONS</u>:</p> <p><u>Webster's Ninth New Collegiate Dictionary (Ninth Edition, 1988)</u> Alter: 1: to make different without changing into something else 2: CASTRATE SPAY ~ vi: to become different syn see CHANGE; alterable – adj.</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>
<p>"buffer" or "buffer memory"</p> <p>found in claim numbers:</p> <p>'459 patent: 1</p> <p>also presented for construction in:</p> <p>'872 patent: 1, 10, 21</p> <p>'094 patent: 1, 9, 21, 28, 39, 47</p>	<p><u>PROPOSED CONSTRUCTION</u>: A memory for temporary storage of data.</p> <p><u>DICTIONARY/TREATISE DEFINITIONS</u>: <u>buffer</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): A device or area used to store data temporarily; <u>see also Dictionary of Computing</u> (3d ed. 1990): A temporary memory for data, normally used to accommodate the difference in the rate at which two devices can handle data during a transfer; <u>Dictionary of Computing</u> (1st ed. 1983): A temporary memory for data, normally used to accommodate the difference in the rate at which two devices can handle data during a transfer. The buffer may be built into a peripheral device, such as a printer or disk drive, or may be part of the system's main memory; <u>IBM Dictionary of Computing</u> (10th ed. 1993): 1. A routine or storage used to compensate for a difference in rate of flow of data, or time of occurrence of events, when transferring data from</p>	<p><u>PROPOSED CONSTRUCTION</u>: A memory that (1) stores frame data such that the frame data can be retrieved independently of the order in which the frame data were stored and the frame data can always be retained and reused; and (2) is not a first-in-first-out (FIFO) system.</p> <p><u>INTRINSIC EVIDENCE</u>:</p> <p>'872 patent at 1:47-54; '094 patent at 1:44-50 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO systems, in which the sending system downloads data of a frame into the FIFO, while the network adapter unloads the FIFO during a transmission. <i>The data in FIFOs cannot be retained and reused by the media access control functions, or by the host, like data in transmit data buffers.</i>")</p> <p>'872 patent at 1:65-2:2; '094 patent at 1:60-65 ("Furthermore, the prior art systems which use transmit data buffers require the host or sending system to manage the transmit data</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>one device to another. 4. A portion of storage used to hold input or output data temporarily; <u>Microsoft Computer Dictionary</u> (5th ed. 2002): A region of memory reserved for use as an intermediate repository in which data is temporarily held while waiting to be transferred between two locations or devices; <u>Webster's New World Computer Dictionary</u> (10th ed. 2003): A unit of memory given the task of holding information temporarily, especially while waiting for slower components to catch up; <u>memory</u>; <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): Computer Science. a. A unit of a computer that preserves data for retrieval. b. Capacity for storing information: two gigabytes of memory; <u>Dictionary of Computing</u> (1st ed. 1983): A device or medium that can retain information for subsequent retrieval. The term is synonymous with storage and store, although it is most frequently used for referring to the internal storage of a computer that can be directly addressed by operating instructions.</p> <p><u>INTRINSIC EVIDENCE</u>: Claims: <u>see, e.g.</u>, claim 6; ("the buffer memory comprises a buffer independent of the host address space"); <u>see also</u> claim 1; claim 2; claim 3; claim 4; claim 11; claim 14; claim 16; claim 18; claim 20; claim 22; claim 24; claim 25; claim 30; claim 32; claim 34; claim 38; claim 39; claim 40; claim 42; claim 43; claim 44; claim 46; claim 47; claim 48; claim 49; claim 50; claim 52; <u>Specification</u>: <u>see, e.g.</u>, figs. 2, 6, 7, 9, 11-13 col. 2:38-41 ("The apparatus includes network interface logic for transferring the data frame between the network transceiver and a buffer memory for storing the data frame."); <u>see also</u> col. 1:25-36; col. 1:39-45; col. 2:1-5; col. 2:41-43; col. 2:46-50; col. 2:55-3:7; col. 3:18-22; col. 3:44-46; col. 3:57-67; col. 4:38-48; col. 6:27-32; col. 6:34-38; col. 7:1-2; col. 7:16-20; col. 7:61-63; col. 10:18-25; col. 10:30-32; col. 10:37-40; col. 10:42-45; col. 10:48-51; col. 10:58-61; col. 10:66-68; col. 11:23-26; col. 11:29-36; col. 11:43-47; col. 11:49-52; col. 12:34-37; col. 12:47-49; col. 13:18-21; col. 13:34-41; col. 13:43-49; col.</p>	<p>buffer. A network interface controller transfers data from the host managed transmit data buffer using DMA techniques through a FIFO buffer in the interface controller and on to the network.")</p> <p>'872 patent at 2:7-10; '094 patent at 2:3-5 ("It is desirable to provide the advantages of a transmit data buffer, while maintaining the communications throughput available from the simpler FIFO based systems.")</p> <p>'872 patent at 2:35-55; '094 patent at 2:28-52 ("According to another aspect of the present invention, the transmit buffer includes a transmit descriptor ring, and a transmit data buffer. . . .")</p> <p>'872 patent at 13:17-48; '094 patent at 12:44-13:5 ("A. Transmit Data Buffer</p> <p>The transmit data buffer occupies 3K bytes as mentioned above. This region is divided into two 1.5K buffers. Only the data that are downloaded to the adapter via bus master transfers are stored in these buffers. The controller will use both the contents of the transmit data buffer and the immediate data portion of the transmit descriptors, when encapsulating a frame for transmission. . . . The transmit buffers are shared by the download DMA logic and the transmit DMA logic. The transmit DMA logic may switch from buffer 0 to buffer 1 and back again freely. The only restriction being the availability of transmit data as defined by the transmit start threshold register. . . .")</p> <p>'872 patent, at 1:5-14 ("CROSS-REFERENCE TO RELATED APPLICATIONS The present application is related to copending U.S. patent application entitled NETWORK INTERFACE WITH HOST INDEPENDENT BUFFER MANAGEMENT, application Ser. No. 07/921,519, filed 28 Jul. 1992, now U.S. Pat. No. 5,299,313, which was owned at the time of invention and is currently owned by the same assignee.")</p> <p>'459 patent, at 1:5-13 ("CROSS-REFERENCE TO RELATED APPLICATIONS The present application is related to copending</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>13:53-56; col. 13:58-68; col. 14:1-4; col. 14:6-21; col. 14:26-29; col. 14:34-40; col. 14:59-62; col. 15:67-16:8; col. 16:15-20; col. 16:34-37; col. 16:43-55; col. 16:61-62; col. 17:5-9; col. 17:41-47; col. 17:52-53; col. 17:55-59; col. 17:61-62; col. 18:4-7; col. 18:23-27; col. 18:30-34; col. 18:47-51; col. 18:62-66; col. 19:2-17; col. 19:19-26; col. 19:28-32; col. 19:49-51; col. 19:60-68; col. 20:16-22; col. 20:45-48; col. 20:55-58; col. 20:60-68; col. 21:1-3; col. 22:12-14; col. 23:60-64; col. 24:12-15; col. 24:28-30; col. 24:38-44; col. 24:56-59; col. 24:63-68; col. 25:12-19; col. 25:21-24; col. 25:35-41; col. 25:62-63; col. 26:1-3; col. 26:40-42; col. 26:65-67; col. 27:53-55; col. 28:4-6; col. 28:20-22; col. 33:26-33; col. 34:25-28; col. 38:14-17; <u>see also Prosecution History</u>: Notice of Allowability, Oct. 14, 1993, pp. 2-3.</p> <p><u>EXTRINSIC EVIDENCE:</u> <u>See</u> section I.A, <u>supra</u> (agreed upon definition for "buffer" in '884 patent).</p> <p><u>See also</u> U.S. Patent Nos. 5,434,872; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>U.S. patent application entitled NETWORK INTERFACE WITH HOST INDEPENDENT BUFFER MANAGEMENT, Ser. No. 07/921,519, filed Jul. 28, 1992, which was owned at the time of invention and is currently owned by the same assignee.")</p> <p>'459 patent, at 13:58-14:22 ("A. Transmit Data Buffer</p> <p>The transmit data buffer occupies 3K bytes as mentioned above. This region is divided into two 1.5K buffers. Only the data that are downloaded to the adapter via bus master transfers are stored in these buffers. The controller will use both the contents of the transmit data buffer and the immediate data portion of the transmit descriptors, when encapsulating a frame for transmission. . . . The transmit buffers are shared by the download DMA logic and the transmit DMA logic. The transmit DMA logic may switch from buffer 0 to buffer 1 and back again freely. The only restriction being the availability of transmit data as defined by the transmit start threshold register. The transmit DMA module switches from one buffer to the other whenever it has completed a transmission. The buffer switch occurs regardless of whether or not the transmission was successful and regardless of whether or not bus master download data were used in the preceding transmission. . . .")</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u></p> <p><u>The Network Interface Technical Guide, (First Edition, 1992)</u> Buffer: A temporary storage area in random access memory where the NIC or computer stores information (usually while transmitting or receiving network traffic).</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p> <p><u>PRIOR ART:</u></p> <p>Datesheet for "82596CA High-Performance 32-Bit Local Area Network Coprocessor," November 1989, Intel Corp, pg. 2 ("Two large, independent FIFOs-128 bytes for Receive and 64 bytes for Transmit-tolerate long bus latencies and provide programmable</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		<p>thresholds that allow the user to optimize bus overhead for any worst-case bus latency.”)</p> <p>Datasheet for “The SUPERNET 2 Family for FDDI”, October 1991, Advanced Micro Devices, Inc., pg. 2-37 (“The transmit FIFO (Figure 1) is a 36-bit by 9-word first-in-first-out register that temporarily stores data to be transmitted. In this way, continuity of data transmission is assured by providing a way to store a portion of the output data stream to compensate for delays involved in accessing the buffer memory.”)</p> <p>1992 Local Area Network Databook Including Datasheet For DP83932B Systems-Oriented Network Interface Controller (SONIC), 1992, National Semiconductor Corp, pg.1-295: (“The SONIC incorporates two independent 32-byte FIFOs for transferring data to/from the system interface and from/to the network. The FIFOs, providing temporary storage of data, free the host system from the real-time demands on the network.”)</p> <p>Ethernet/IEEE-802.3 Family 1990 World Network Data Book/Handbook, Advanced Micro Devices, pg. 1-63, (“FIFO Operations</p> <p>The FIFO provides temporary buffer storage for data being transferred between the parallel bus I/O pins and serial bus I/O pins. The capacity of the FIFO is 48 bytes.</p> <p>Transmit</p> <p>Data is loaded into the FIFO under internal micro-program control. The FIFO must be more than 16 bytes empty before the ILACC requests the bus (HOLD/BURREQ is asserted). The ILACC will start sending the preamble (if the line is idle) as soon as there is one byte loaded into the FIFO. Should the transmitter be required to back off, there will be up to 32 bytes of data in the FIFO ready for transmission. Reception has priority over transmission during the time that the transmitter is backing off.</p> <p>Receive</p> <p>Data is loaded into the FIFO from the serial input shift register during reception and leaves</p>

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2			the FIFO under microprogram control. The
3			ILACC microcode will wait until there are at
4			least 16 bytes of data in the FIFO before
5	"indication signal"	PROPOSED CONSTRUCTION: A signal that	PROPOSED CONSTRUCTION: A signal that is not
6	found in claim	indicates a subsequent action, such as an	an interrupt but may be used by the host
7	numbers:	interrupt	system to generate an interrupt.
8	'459 patent: 1	<u>DICTIONARY/TREATISE DEFINITIONS:</u>	<u>INTRINSIC EVIDENCE:</u>
9		<u>indication: The American Heritage</u>	'459 patent, Abstract (" <i>Optimized indication</i>
10		<u>Dictionary of the English Language</u> (4th	<i>signals of a completed data frame transfer are</i>
11		ed. 2000):	<i>generated by a network adapter which</i>
12		Something that serves to indicate; a sign;	<i>reduces host processor interrupt latency. . . .</i>
13		<u>signal: The American Heritage</u>	The network adapter further includes
14		<u>Dictionary of the English Language</u> (4th	threshold logic where a threshold value in an
15		ed. 2000): An indicator, such as a gesture	alterable storage location is compared to a
16		or colored light, that serves as a means of	data transfer counter in order to generate an
17		communication. Electronics. An impulse	early indication signal. <i>The early indication</i>
18		or a fluctuating electric quantity, such as	<i>signal may be used to generate an early</i>
19		voltage, current, or electric field strength,	<i>interrupt signal to a host processor before a</i>
20		whose variations represent coded	<i>transfer of a data frame is completed. . . .</i> ")
21		information. The sound, image, or	'459 patent at 1:20-2:27("2. Description of
22		message transmitted or received in	Related Art
23		telegraphy, telephony, radio, television,	Network adapters involved in the transfer of
24		or radar; <u>see also Dictionary of</u>	data frames between a communications
25		<u>Computing</u> (1st ed. 1983):Indicator: A bit	network and a host computer system typically
26		or bit configuration that may be inspected	notify the host processor of the completion of
27		to determine a status or condition; <u>IBM</u>	a data frame transfer. In many circumstances,
28		<u>Dictionary of Computing</u> (10th ed. 1993):	the host processor must take some action
		Indicator: A device that gives a visual or	based on a completed transfer of a data frame.
		other indication of the existence of a	For example, if the network adapter has
		defined state; <u>Dictionary of Computing</u>	received a data frame, the host processor may
		(3d ed. 1990): Indicator: A bit or bit	need to view the data frame resident in the
		configuration that may be inspected to	network adapter buffer memory before
		determine a status or condition.	allowing transfer of the data frame to host
		<u>INTRINSIC EVIDENCE: Claims: see, e.g.,</u>	memory or other host devices on the computer
		claim 12 ("the indication signal includes	system bus. Moreover, if a determination is
		an early receive signal"); <u>see also claim</u>	made that the data frame will be transferred to
		1; claim 5; claim 13; claim 17; claim 19;	the host computer system, <i>the host processor</i>
		claim 21; claim 22; claim 23; claim 31;	<i>may require notification of the completion of</i>
		claim 34; claim 35; claim 40; claim 41;	<i>the transfer of the data frame</i> from the
		claim 44; claim 45; claim 50; claim 51;	network adapter buffer memory to the host
		claim 52; claim 53;	computer system.
		<u>Specification: see, e.g., col. 2:35-38</u>	Likewise, with respect to the transmission
		("The apparatus is coupled between a	path, the host processor may require
		network transceiver and a host system	notification on the completion of a data frame
		which includes a host processor and host	transfer. The host processor may require
		memory.");col. 2:52-54 ("The indication	notification of the completion of a download
		signal to the host is generated based on	of a data frame from a host system to the
		the comparison of the counter and the	
		threshold value in the alterable storage	
		location"); col. 3:7-11 ("According to	

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>another aspect of the present invention, the network interface logic includes control means for generating an interrupt signal to the host processor responsive to the indication signal.”); col. 3:33-4:12 (“According to yet another aspect of the present invention, the network adapter includes look-ahead threshold logic for generating an early receive indication signal during the receiving of the data frame. The data frame includes a header field followed by a data field. The look-ahead threshold logic includes an alterable storage location containing a look-ahead threshold value representing an amount of data relative to the beginning of the header field. A comparison between the look-ahead threshold value in the alterable storage location and the counter generates an early receive indication signal. View logic is also provided to present the data frame in the buffer memory to the host system prior to transferring to the host memory. Yet, according to another aspect of the present invention, the network adapter includes length-left threshold logic for generating a receive complete indication signal during the receiving of the data frame which includes a header field followed by a data field. The length-left threshold includes an alterable storage location containing a length-left threshold value representing an amount of data relative to the end of the data field. A comparison of the length-left threshold value in the alterable storage location and the counter generates an early receive indication signal. Also, error detection means is provided for checking the data field transferred from the network transceiver to the buffer memory which generates a receive frame status signal. According to another aspect of the present invention, the network adapter includes transfer threshold logic for generating a transfer complete indication signal during the transferring of the data frame from the network buffer memory to the host system. The network buffer memory being independent from the host address space. The transfer threshold logic includes an alterable storage location containing a transfer threshold value</p>	<p>network adapter buffer memory. In addition, a notification to the host processor on the completion of the transmission of a data frame from the network adapter buffer memory onto the communications network may be required.</p> <p><i>In prior art systems</i>, such as the National Semiconductor DP83932B, a systems-oriented network interface controller (SONIC) and the Intel 82586 local area network co-processor, <i>an interrupt is generated by the network adapter to the host processor on the completion of a data transfer</i>. The host processor then must determine the cause of the interrupt by examining the appropriate network adapter status registers and take the appropriate action. However, before the host processor services the interrupt, the host processor must save its current environment or system parameters. This routine of saving the host processor's current environment may take as long as 30 .μs for a OS/2 operating system. The period of time necessary for saving the host processor's environment depends upon the type of host processor used, the host computer system configuration and when the interrupt /occurred.</p> <p><i>As can be seen, there is interrupt latency between when the network adapter has completed a transfer and when the host processor is able to service the interrupt generated by the network adapter</i>. In essence, the host system/network adapter performance is in an idle state even though a transfer has been completed because the host processor is saving its current environment. For example, a data frame may have been received and is resident in the network adapter buffer memory for as long as 30 μs before the host processor is able to determine the cause of the interrupt and view the data frame.</p> <p>The host system/network adapter performance degradation introduced by interrupt latency is compounded when multiple data frames are transferred. Between each data frame transfer, there will be an embedded delay period when the network adapter is waiting for the host processor to save its current environment and respond to a network adapter interrupt signal.</p> <p>Performance degradation is further complicated by the dynamic nature of interrupt latency. While interrupt latency is</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>representing an amount of the data frame to be transferred before generating a transfer complete indication.”); <u>see also</u> col. 1:20-2:27; col. 41:44-50; col. 42:17-25; col. 2:29-41; col. 6:9-59; col. 5:68-6:22; col. 2:22-26; col. 2:30-39; col. 2:43-50; col. 3:8-11; col. 3:15-18; col. 3:22-36; col. 3:41-43; col. 3:47-51; col. 3:54-57; col. 3:61-65; col. 4:3-7; col. 6:10-15; col. 6:34-40; col. 6:48-60; col. 29:31-39; col. 29:64-66; col. 30:10-13; col. 34:26-40; col. 42:17-19; <u>see also</u> <u>Prosecution History</u>; Notice of Allowability, Oct. 14, 1993, pp. 2-3.</p> <p><u>EXTRINSIC EVIDENCE</u>: U.S. Patent Nos. 5,434,872; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>relatively constant given a periodic interrupt, interrupt latency may increase substantially in the form of spikes depending upon when the interrupt occurred. Moreover, the host computer system configuration may be altered by installation of additional software or devices on the system bus which will increase interrupt latency.</p> <p><i>Therefore, it is desirable to provide a network adapter with an optimized indication signal to the host processor of the completion of the transfer of a data frame which reduces interrupt latency allowing for optimized network adapter/host system performance.”)</i></p> <p>'459 patent at 2:29-41 (“The present invention provides for optimized indication signals to a host processor by a network adapter of the completion of a transfer of a data frame. The apparatus is coupled between a network transceiver and a host system which includes a host processor and host memory. The apparatus generates an indication signal to the host processor responsive to the transfer of a data frame. The host processor responds to the indication signal after a period of time. The apparatus includes network interface logic for transferring the data frame between the network transceiver and a buffer memory for storing the data frame.”)</p> <p>'459 patent at 6:9-59 (“Threshold logic 10 in network adapter 3 is designed for eliminating or reducing interrupt latency. Threshold logic 10 makes a determination of how much of a data frame is transferred before generating an early indication signal. <i>The early indication signal may then cause an early interrupt signal to be generated during the transfer of a data frame.</i> Moreover, threshold logic 10 is designed such that the time required for transferring the remainder of the data frame should approximately equal the time required for host processor 5 save its system parameters. Therefore, interrupt latency is eliminated or reduced by allowing host processor 5's interrupt routine to coincide with the transfer of the remainder of the data frame.</p> <p>FIG. 2 is a functional block diagram of network adapter 3 with threshold logic 10 illustrating the various transfer paths. Network adapter 3 contains transceiver 12 which transmits and receives data frames across</p>

1 Claim language (disputed terms in bold)	2 3Com's proposed construction and supporting evidence	3 Realtek's proposed construction and supporting evidence
		<p>4 network 2. Network interface logic 11 is 5 responsible for the transfer of a data frame 6 between network buffer 9 and transceiver 12. 7 Likewise, the network adapter 3 contains host 8 interface logic 8 which is responsible for 9 transferring a data frame between network 10 buffer 9 and host system 1. Threshold logic 10 11 contains an alterable storage location 10a 12 which contains a threshold value. This 13 threshold value represents the amount of a 14 data frame which will be transferred into or 15 out of buffer 9 before an early indication 16 signal will be generated which may cause host 17 interface logic 8 to send an interrupt to host 18 processor 5. Host processor 5 has access to the 19 alterable storage 10a location containing the 20 threshold value through host interface logic 8.</p> <p>21 The threshold logic also includes a means for 22 the host processor 5 to dynamically alter the 23 time at which an indication is generated based 24 on prior host processor 5 responses. When 25 responding to an interrupt generated by an 26 early indication, the host processor may 27 examine network adapter status information to 28 determine if host processor 5 is servicing the interrupt too early or too late. If host processor 5 responds to network adapter 3 before a complete data frame is transferred, host processor 5 then may decrease the threshold value in alterable storage location 10a enabling threshold logic 10 to generate the indication signal at a later time in the next transfer of a data frame. Alternatively, if host processor 5 responds to the network adapter 3 after a complete data frame has already been transferred, host processor 5 may then increase the threshold value in alterable storage location 10a enabling the threshold logic to generate an indication signal at an earlier time in the next transfer of a data frame.”)</p> <p>‘459 patent at 5:68-6:22 (“Typically, devices on host bus 4, such as network adapter 3, request service from host processor 5 by generating an interrupt on host bus 4. The host processor 5 then must save its system parameters and determine which device caused the interrupt and what service is required. Interrupt latency is introduced from when a device such as network adapter 3 generates an interrupt signal and when host processor 5 is able to service the device.</p>

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	
			<p>Threshold logic 10 in network adapter 3 is designed for eliminating or reducing interrupt latency. Threshold logic 10 makes a determination of how much of a data frame is transferred before generating an early indication signal. The early indication signal may then cause an early interrupt signal to be generated during the transfer of a data frame. Moreover, threshold logic 10 is designed such that the time required for transferring the remainder of the data frame should approximately equal the time required for host processor 5 save its system parameters. Therefore, interrupt latency is eliminated or reduced by allowing host processor 5's interrupt routine to coincide with the transfer of the remainder of the data frame.”)</p> <p>‘459 patent; at 41:44-50 (“Therefore, the present invention reduces host processor interrupt latency by generating early indications of data frame transfers. These early indications then may be used to generate an early interrupt to the host processor before the data frame is transferred which allows the host processor to save its current environment during a data frame transfer.”)</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>signal</u></p> <p><u>Newton's' Telecom Dictionary (fourth edition, 1991)</u> Signal: 1. An electrical wave used to convey information 2. An alert. 3. An acoustic device (e.g. a bell) or a visual device (e.g. a lamp) which calls attention. To transmit an information signal or alerting signal.</p> <p><u>McGraw Hill Electronics Dictionary (fifth edition, 1994)</u> Signal: Any variation in an electrical current, visible or nonvisible light, audible or ultrasonic energy that conveys information. Signals can be coded in frequency, phase, or amplitude to separate them from unwanted noise.</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>

2. U.S. Pat. No. 5,434,872

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
<p data-bbox="245 310 537 373">"falls behind" or "underrun"</p> <p data-bbox="245 405 537 468">found in claim numbers:</p> <p data-bbox="245 499 537 531">'872 patent: 1</p> <p data-bbox="245 562 537 625">also presented for construction in:</p> <p data-bbox="245 657 537 688">'094 patent: 21</p>	<p data-bbox="537 310 1040 405"><u>PROPOSED CONSTRUCTION:</u> When expected data from a frame to be transferred is not available in a buffer</p> <p data-bbox="537 436 1040 867"><u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>IBM Dictionary of Computing</u> (10th ed. 1993): Loss of data caused by inability of a transmitting device or channel to provide data to the communication control logic (SDLC or BSC/SS) at a rate that is fast enough for the attached data link or loop; <u>see also The American Heritage Dictionary of the English Language</u> (4th ed. 2000): Something that runs under, as: a. An amount or a quantity produced that is less than what has been estimated. b. The difference between this amount or quantity and what has been estimated.</p> <p data-bbox="537 898 1040 1925"><u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> <u>see, e.g.,</u> claim 15 ("an underrun condition in which the host interface means in transferring data to the buffer memory falls behind the network interface means in transferring data to the transceiver"); claim 25 ("a condition in which the data transfer circuitry falls behind the medium access controller"); <u>see also</u> claim 1; claim 18; claim 24; <u>Specification:</u> fig. 18; col. 28:48-29:2 ("According to the present invention, this transmit data path includes an underrun detector 413 for detecting a condition in which the transferring of data into the transmit data buffer, or immediate data to the transmit descriptor buffer, by the host interface falls behind the transferring of data into the transmit data path 400 by the transmit DMA logic. The underrun detector 413 is controlled by the transmit control logic 411. The transmit control logic 411 indicates intervals across line 414 on line 402. The underrun detector determines that a transmit write TXWR signal is not present during an expected interval of the frame transmission, then a bad frame signal is generated on line 409. In response to the bad frame signal, the CRC data is inverted by the exclusive OR gate 407 which causes a bad CRC to be generated for the already transmitted portions of the frame suffering the underrun. Transmit control logic 411 also responds to the bad frame signal on line 409 to select the bad CRC data through multiplexer 410.</p>	<p data-bbox="1040 310 1546 468"><u>PROPOSED CONSTRUCTION:</u> A condition in which the transferring of data into a transmit data buffer by the host interface falls behind the transferring of data into a transmit data path by a transmit logic.</p> <p data-bbox="1040 499 1546 531"><u>INTRINSIC EVIDENCE:</u></p> <p data-bbox="1040 562 1546 993">'872 patent at 28:48-29:2 ("According to the present invention, this transmit data path includes an underrun detector 413 for detecting a condition in which the transferring of data into the transmit data buffer, . . . , by the host interface falls behind the transferring of data into the transmit data path 400 by the transmit DMA logic. . . . The underrun detector determines that a transmit write TXWR signal is not present during an expected interval of the frame transmission, then a bad frame signal is generated on line 409. . . .")</p> <p data-bbox="1040 1024 1546 1224">'872 patent at claim 1 ("... underrun control logic, which detects a condition in which the means for transferring falls behind the transmit logic, and supplies a bad frame signal to the communications medium in response to the underrun condition.")</p> <p data-bbox="1040 1287 1546 1560">'872 patent at claim 15 ("...underrun control logic, which detects an underrun condition in which the host interface means in transferring data to the buffer memory falls behind the network interface means in transferring data to the transceiver, and means for supplying a bad frame signal to the communication media in response to the underrun condition.")</p> <p data-bbox="1040 1591 1546 1896">'872 patent at claim 18 (...underrun control means, coupled with the network interface means, for detecting an underrun condition in which the host interface means in downloading data to the transmit data buffer falls behind the network interface means in transferring data to the transceiver, and for supplying a bad frame signal to the network transceiver in response to the underrun condition.")</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>Finally, the bad frame signal on line 409 in used for posting status information through the xmitFailureRegister of an underrun condition.”); col. 9:40-43; col. 19:35-38; col. 28:58-60; <u>see also Prosecution History</u>: Office Action, Oct. 26, 1993, p. 3; Response to Office Action, Oct. 5, 1994, p. 2.</p> <p><u>EXTRINSIC EVIDENCE</u>: 3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p> <p><u>See also</u> U.S. Patent Nos. 5,307,459; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>‘872 patent at claim 24 (“...underrun control logic, which detects a condition in which the data transfer circuitry falls behind the medium access controller, and supplies a bad frame signal to the network in response to the underrun condition.”)</p> <p>‘094 patent at claim 4 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network; and supplying a bad frame signal to the network un response to the underrun condition.”)</p> <p>‘094 patent at claim 16 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the communications medium; and supplying a bad frame signal to the communications medium in response to the underrun condition.”)</p> <p>‘094 patent at claim 34 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network transceiver; and supplying a bad frame signal to the network transceiver in response to the underrun condition.”)</p> <p>‘094 patent at claim 41 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network; and supplying a bad frame signal to the network in response to the underrun condition.”)</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>
<p>“buffer” or “buffer memory”</p> <p>found in claim numbers:</p>	<p><u>PROPOSED CONSTRUCTION</u>: A memory for temporary storage of data.</p> <p><u>DICTIONARY/TREATISE DEFINITIONS</u>: <u>See</u> “buffer” and “memory” in subsection 1.</p>	<p><u>PROPOSED CONSTRUCTION</u>: A memory that (1) stores frame data such that the frame data can be retrieved independently of the order in which the frame data were stored and the frame data can always be retained and reused and can be accessed by the host</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
<p>'872 patent: 1, 10, 21</p> <p>also presented for construction in:</p> <p>'459 patent: 1</p> <p>'094 patent: 1, 9, 21, 28, 39, 47</p>	<p><u>INTRINSIC EVIDENCE: Claims:</u> see, e.g., claim 2 ("the transmit buffer includes a transmit descriptor ring and a <i>transmit data buffer</i>"); claim 7 ("The apparatus of claim 1, wherein the buffer includes a transmit descriptor ring buffer and a transmit data buffer, and the means for transferring includes: transmit descriptor logic for mapping transmit descriptors from the system to the transmit descriptor ring buffer; and download logic, responsive to the transmit descriptors in the transmit descriptor ring buffer, for retrieving data from memory in the system and storing retrieved data in the transmit data buffer."); <u>see also</u> claim 1; claim 3; claim 9; claim 10; claim 11; claim 15; claim 18; claim 21; claim 22; <u>Specification:</u> see, e.g., figs. 2, 6-10E; col 1:47-54 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO systems, in which the sending system downloads data of a frame into the FIFO, while the network adapter unloads the FIFO during a transmission. The data in FIFOs cannot be retained and reused by the media access control functions, or by the host, like data in transmit data buffers."); col. 1:65-67 ("Furthermore, the prior art systems which use transmit data buffers require the host or sending system to manage the transmit data buffer."); col. 2:13-18 ("The present invention provides for the early initiation of transmission of data in a network interface that includes a dedicated transmit buffer."); col. 2:35-37 ("the transmit data buffer includes a transmit descriptor ring, and a transmit data buffer"); col. 13:12-27 ("In the preferred system, the adapter uses 32K bytes of static RAM for the transmit buffers, receive buffers, control structures, and various status and statistics registers. Several of the regions in the adapter's memory defined in Fig. 5 provide defined data structures. A. Transmit Data Buffer The transmit data buffer occupies 3K bytes as mentioned above. This region is divided into two 1.5K buffers. Only the data that are downloaded to the adapter via bus master transfers are stored in these buffers. The controller will use both the contents of the transmit data buffer and the immediate data portion of the transmit descriptors, when encapsulating a frame for transmission. The adapter automatically alternates the use of the buffers after choosing the buffer closest to the base of the memory as the power up</p>	<p>system; and (2) is not a first-in-first-out (FIFO) system.</p> <p><u>INTRINSIC EVIDENCE:</u></p> <p>'872 patent at 1:47-54; '094 patent at 1:44-50 ("<i>Transmit data buffers are to be distinguished from first-in-first-out FIFO systems, in which the sending system downloads data of a frame into the FIFO, while the network adapter unloads the FIFO during a transmission. The data in FIFOs cannot be retained and reused by the media access control functions, or by the host, like data in transmit data buffers.</i>")</p> <p>'872 patent at 1:65-2:2; '094 patent at 1:60-65 ("Furthermore, the prior art systems which use transmit data buffers require the host or sending system to manage the transmit data buffer. A network interface controller transfers data from the host managed transmit data buffer using DMA techniques through a FIFO buffer in the interface controller and on to the network.")</p> <p>'872 patent at 2:7-10; '094 patent at 2:3-5 ("<i>It is desirable to provide the advantages of a transmit data buffer, while maintaining the communications throughput available from the simpler FIFO based systems.</i>")</p> <p>'872 patent at 2:35-55; '094 patent at 2:28-52 ("According to another aspect of the present invention, the transmit buffer includes a transmit descriptor ring, and a transmit data buffer. . . .")</p> <p>'872 patent at 13:17-48; '094 patent at 12:44-13:5 ("A. Transmit Data Buffer</p> <p>The transmit data buffer occupies 3K bytes as mentioned above. This region is divided into two 1.5K buffers. Only the data that are downloaded to the adapter via bus master transfers are stored in these buffers. The controller will use both the contents of the transmit data buffer and the immediate data portion of the transmit descriptors, when encapsulating a frame for transmission. . . .</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>default.”); <u>see also</u> col. 1:36-2:10; col. 2:14-27; col. 2:44-48; col. 3:21-27; col. 3:59-65; col. 4:29-33; col. 4:38-45; col. 4:64-5:22; col. 5:41-43; col. 5:57-61; col. 6:33-35; col. 8:57-64; col. 9:1-3; col. 9:8-11; col. 9:13-16; col. 9:19-22; col. 9:29-32; col. 9:37-39; col. 9:62-65; col. 9:68-10:7; col. 10:16-18; col. 10:20-23; col. 11:17-20; col. 11:22-25; col. 11:33-39; col. 11:59-61; col. 12:4-6; col. 12:43-46; col. 12:58-68; col. 13:2-8; col. 13:12-15; col. 13:17-48; col. 13:52-54; col. 13:61-66; col. 14:17-20; col. 15:25-46; col. 15:58-60; col. 16:1-7; col. 16:9-12; col. 16:28-32; col. 16:35-39; col. 16:52-56; col. 16:67-17:3; col. 17:7-22; col. 17:24-31; col. 17:33-34; col. 17:54-56; col. 17:65-68; col. 18:21-25; col. 18:44-46; col. 18:49-52; col. 19:45-47; col. 21:22-26; col. 21:42-45; col. 22:60-62; col. 22:1-2; col. 22:4-8; col. 22:20-23; col. 22:27-32; col. 22:44-51; col. 22:53-56; col. 22:67-23:4; col. 23:43-45; col. 23:48-51; col. 23:60-65; col. 24:26-27; col. 24:29-32; col. 24:37-39; col. 24:39-40; col. 24:43-52; col. 25:48-50; col. 28:48-54; col. 29:5-9; col. 29:25-31; <u>see also</u> <u>Prosecution History</u>: Office Action, Oct. 26, 1993, p. 2; Office Action, Oct. 26, 1993, p. 3; Office Action, Oct. 26, 1993, p. 4; Office Action, Oct. 26, 1993, p. 5; Office Action, Oct. 26, 1993, p. 6; Part 131 Affidavit, p. 1; Part 131 Affidavit, p. 2; Part 131 Affidavit, p. 3; Part 131 Affidavit, p. Ex. 1, p. 6; Response to Office Action, Feb. 23, 1994, p. 2; Response to Office Action, Feb. 23, 1994, pp. 4-5; Response to Office Action, Feb. 23, 1994, p. 5; Response to Office Action, Feb. 23, 1994, p. 6; Office Action, Jul. 6, 1994, p. 2; Response to Office Action, Oct. 5, 1994, p. 2; Response to Office Action, Oct. 5, 1994, p. 3.</p> <p><u>EXTRINSIC EVIDENCE</u>: <u>See also</u> section I.A, <u>supra</u> (agreed upon definition for “buffer” in ‘884 patent); U.S. Patent Nos. 5,307,459; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement</p>	<p>The transmit buffers are shared by the download DMA logic and the transmit DMA logic. The transmit DMA logic may switch from buffer 0 to buffer 1 and back again freely. The only restriction being the availability of transmit data as defined by the transmit start threshold register. . . .”)</p> <p>‘872 patent, at 1:5-14 (“CROSS-REFERENCE TO RELATED APPLICATIONS The present application is related to copending U.S. patent application entitled NETWORK INTERFACE WITH HOST INDEPENDENT BUFFER MANAGEMENT, application Ser. No. 07/921,519, filed 28 Jul. 1992, now U.S. Pat. No. 5,299,313, which was owned at the time of invention and is currently owned by the same assignee.”)</p> <p>‘459 patent, at 1:5-13 (“CROSS-REFERENCE TO RELATED APPLICATIONS The present application is related to copending U.S. patent application entitled NETWORK INTERFACE WITH HOST INDEPENDENT BUFFER MANAGEMENT, Ser. No. 07/921,519, filed Jul. 28, 1992, which was owned at the time of invention and is currently owned by the same assignee.”)</p> <p>‘459 patent, at 13:58-14:22 (“A. Transmit Data Buffer The transmit data buffer occupies 3K bytes as mentioned above. This region is divided into two 1.5K buffers. Only the data that are downloaded to the adapter via bus master transfers are stored in these buffers. The controller will use both the contents of the transmit data buffer and the immediate data portion of the transmit descriptors, when encapsulating a frame for transmission. . . . The transmit buffers are shared by the download DMA logic and the transmit DMA logic. The transmit DMA logic may switch from buffer 0 to buffer 1 and back again freely. The only restriction being the availability of transmit data as defined by the transmit start threshold register. The transmit DMA module switches from one buffer to the other whenever it has completed a</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>transmission. The buffer switch occurs regardless of whether or not the transmission was successful and regardless of whether or not bus master download data were used in the preceding transmission. ...")</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u></p> <p><u>The Network Interface Technical Guide, (First Edition, 1992)</u> Buffer: A temporary storage area in random access memory where the NIC or computer stores information (usually while transmitting or receiving network traffic).</p> <p><u>PRIOR ART:</u></p> <p>Datasheet for "82596CA High-Performance 32-Bit Local Area Network Coprocessor," November 1989, Intel Corp, pg. 2 ("Two large, independent FIFOs-128 bytes for Receive and 64 bytes for Transmit-tolerate long bus latencies and provide programmable thresholds that allow the user to optimize bus overhead for any worst-case bus latency.")</p> <p>Datasheet for "The SUPERNET 2 Family for FDDI", October 1991, Advanced Micro Devices, Inc., pg. 2-37 ("The transmit FIFO (Figure 1) is a 36-bit by 9-word first-in-first-out register that temporarily stores data to be transmitted. In this way, continuity of data transmission is assured by providing a way to store a portion of the output data stream to compensate for delays involved in accessing the buffer memory.")</p> <p>1992 Local Area Network Databook Including Datasheet For DP83932B Systems-Oriented Network Interface Controller (SONIC), 1992, National Semiconductor Corp, pg.1-295: ("The SONIC incorporates two independent 32-byte FIFOs for transferring data to/from the system interface and from/to the network. The FIFOs, providing temporary storage of data, free the host system from the real-time demands on the network.")</p>

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2			Ethernet/IEEE-802.3 Family 1990 World Network Data Book/Handbook, Advanced Micro Devices, pg. 1-63, (“FIFO Operations
3			
4			The FIFO provides temporary buffer storage for data being transferred between the parallel bus I/O pins and serial bus I/O pins. The capacity of the FIFO is 48 bytes.
5			Transmit
6			Data is loaded into the FIFO under internal micro-program control.
7			The FIFO must be more than 16 bytes empty before the ILACC requests the bus (HOLD/BURREQ is asserted). The ILACC will start sending the preamble (if the line is idle) as soon as there is one byte loaded into the FIFO. Should the transmitter be required to back off, there will be up to 32 bytes of data in the FIFO ready for transmission. Reception has priority over transmission during the time that the transmitter is backing off.
8			Receive
9			Data is loaded into the FIFO from the serial input shift register during reception and leaves the FIFO under microprogram control. The ILACC microcode will wait until there are at least 16 bytes of data in the FIFO before initiating a DMA burst transfer. Preamble (including the synchronization bits) is not loaded into the FIFO.”)
10			Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22	“optimizing the threshold”	PROPOSED CONSTRUCTION: Attempting to make the transmission of frames more efficient.	PROPOSED CONSTRUCTION: Dynamically changing the threshold value by the host system to make it as perfect, effective, or functional as possible.
23	found in claim numbers:		
24	’872 patent: 10	<u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>threshold</u> : <u>The American Heritage</u> <u>Dictionary of the English Language</u> (4th ed. 2000): The point that must be exceeded to begin producing a given effect or result or to elicit a response; <u>see also Dictionary of</u> <u>Computing</u> (1st ed. 1983): Threshold element: A logic element whose output is determined by comparing a weighted sum of inputs with a predetermined/prescribed	<u>INTRINSIC EVIDENCE:</u> ’872 patent, Abstract; ’094 patent, Abstract (“The monitoring logic includes <i>a</i> <i>threshold store, which is programmable by</i> <i>the host computer</i> for storing a threshold value. Thus, <i>the threshold value may be set</i> <i>by the host system to optimize performance</i> <i>in a given setting.</i> ”)
25	also presented for construction in:		
26	’094 patent: 21		
27			
28			

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>threshold value. If the threshold is exceeded, the output is a logic 1; if not, the output is logic 0. If the number of inputs is odd, if the weights are all equal, and the threshold is equal to half of the number of inputs, then the threshold element behaves as a majority element. A system of threshold elements is described by or as threshold logic; <u>optimize</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): Optimize: Computer Science. To increase the computing speed and efficiency of (a program), as by rewriting instructions; <u>see also</u> <u>Microsoft Computer Dictionary</u> (5th ed. 2002): Optimization: 1. In programming, the process of producing more efficient (smaller or faster) programs through selection and design of data structures. 2. The process of a compiler or assembler in producing efficient executable code.</p> <p><u>INTRINSIC EVIDENCE:</u> <u>Claims</u>: claim 10; claim 19; <u>Specification</u>: figs. 2, 4, 13, 14, 17, 18; col. 29:35-38 ("If this register set to zero, then the early transmit feature is disabled and the entire transmit frame must reside on the adapter before the adapter will begin to transmit it"); col. 29:48-51 ("If such an underrun indication occurs, then the host driver should increase the value on the XMIT START THRESH register"); <u>see also</u> col. 29:12-57; col. 4:46-55; col. 2:27-34; col. 2:31-34; col. 4:58-60; col. 29:39-40; <u>see also</u> <u>Prosecution History</u>: Office Action, Oct. 26, 1993, p. 4; Office Action, Oct. 26, 1993, p. 5; Part 131 Affidavit, p. Ex. 1, p. 6; Response to Office Action, Feb. 23, 1994, p. 2.</p> <p><u>EXTRINSIC EVIDENCE</u>: U.S. Patent Nos. 5,307,459; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p>	<p>'872 patent at 2:27-34; '094 patent at 2: 21-27 ("In one aspect of the invention, the monitoring logic includes <i>a threshold store, which is programmable by the host computer for storing a threshold value</i> and logic for posting status information to the host. Thus, <i>the threshold value may be set by the host system to optimize performance using the alterable threshold store</i> and the posted status information.")</p> <p>'872 patent at 4:46-55; '094 patent at 4:38-46 ("<i>The threshold store 43, in a preferred system, is dynamically programmable by the host computer 30.</i> In this embodiment, the threshold store 43 is a register accessible by the host through the interface logic 31. <i>Alternatively, the threshold store may be a read only memory set during manufacture.</i> In yet other alternatives, the threshold store <i>may be implemented using user specified data</i> in non-volatile memory, such as EEPROMs, FLASH EPROMs, or other memory storage devices.")</p> <p>'872 patent at 29:12-57; '094 patent at 27:44-28:17 ("XMIT START THRESH is used to specify the number of bytes of the transmit frame that must reside on the adapter, . . . , before the adapter can commence with the media access control functions associated with transmitting the frame. . . . The value for this register <i>may be programmed by the host to optimize performance.</i> . . . The adapter generates an indication of an underrun condition which is made available to the host through the XMIT FAILURE register. If such an underrun indication occurs, then the host driver should increase the value on the XMIT START THRESH register. Further underrun indications should cause the driver to continually increase the XMIT START THRESH value. . . .")</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> See "altering the threshold" for definitions of "threshold."</p> <p><u>Optimize</u>:</p> <p><u>Webster's Ninth New Collegiate</u></p>

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2		3Com's expert, Dr. Michael Mitzenmacher	<u>Dictionary</u> , (ninth edition, 1988) Optimize:
3		may provide an expert report or other form	to make as perfect, effective, or functional
4		of testimony regarding the technology to	as possible.
5		which this term relates and how a person	
6		having ordinary skill in the art in the field of	Realtek reserves the right to rely on any
7		networking technology would understand	statement made by any party under the
8		this term. 3Com reserves the right to rely on	Patent Local Rules.
9		testimony by any expert in this action.	

3. U.S. Pat. No. 5,732,094

9	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
10	"buffer" or "buffer memory"	<u>PROPOSED CONSTRUCTION</u> : A memory for	<u>PROPOSED CONSTRUCTION</u> : A memory that
11	found in claim	temporary storage of data.	(1) stores frame data such that the frame
12	numbers:	<u>DICTIONARY/TREATISE DEFINITIONS</u> : See	data can be retrieved independently of the
13	'094 patent: 1, 9, 21,	"buffer" and "memory" in subsection 1.	order in which the frame data were stored
14	28, 39, 47	<u>INTRINSIC EVIDENCE</u> :	and the frame data can always be retained
15	also presented for	<u>Claims</u> : see, e.g., claim 33 ("The method as	and reused and can be accessed by the host
16	construction in:	in claim 28, wherein the initiating	system; and (2) is not a first-in-first-out
17	'459 patent: 1	transmission of the frame step includes:	(FIFO) system.
18	'872 patent: 1, 10, 21	retrieving data from the buffer memory; and	<u>INTRINSIC EVIDENCE</u> :
19		supplying the retrieved data for transmission	'872 patent at 1:47-54; '094 patent at 1:44-
20		to the network transceiver."); see also claim	50 ("Transmit data buffers are to be
21		1; claim 4; claim 6; claim 7; claim 9; claim	distinguished from first-in-first-out FIFO
22		10; claim 11; claim 14; claim 16; claim 20;	systems, in which the sending system
23		claim 21; claim 28; claim 29; claim 30;	downloads data of a frame into the FIFO,
24		claim 34; claim 38; claim 39; claim 41;	while the network adapter unloads the
25		claim 44; claim 45; claim 47; claim 49;	FIFO during a transmission. <i>The data in</i>
26		claim 52; <u>Specification</u> : see, e.g., figs. 2, 6-	<i>FIFOs cannot be retained and reused by</i>
27		10E; col. 1:44-50 ("Transmit data buffers	<i>the media access control functions, or by</i>
28		are to be distinguished from first-in-first-out	<i>the host, like data in transmit data</i>
		FIFO systems in which the sending system	<i>buffers.</i> ")
		downloads data of a frame into the FIFO,	'872 patent at 1:65-2:2; '094 patent at
		while the network adapter unloads the FIFO	1:60-65 ("Furthermore, the prior art
		during a transmission."); col. 2:28-30 ("the	systems which use transmit data buffers
		transmit data buffer includes a transmit	require the host or sending system to
		descriptor ring, and a transmit data buffer")	manage the transmit data buffer. A network
		and other quotes from "buffer" in	interface controller transfers data from the
		subsection 2 above, which also appear in the	host managed transmit data buffer using
		specification of the '094, since it is a	DMA techniques through a FIFO buffer in
		continuation of the '872; see also col. 1:29-	the interface controller and on to the
		33; col. 1:35-37; col. 1:38-50; col. 1:51-56;	network.")
		col. 1:56-58; col. 1:60-62; col. 2:3-5; col.	'872 patent at 2:7-10; '094 patent at 2:3-5
		2:7-9; col. 2:11-20; col. 2:35-39; col. 3:14-	("It is desirable to provide the advantages
		33; col. 4:55-5:12; col. 5:31-32; col. 5:45-	of a transmit data buffer, while
		47; col. 6:20-22; col. 8:31-33; col. 8:34-37;	<i>maintaining the communications</i>
		col. 8:44-46; col. 8:48-51; col. 8:53-56; col.	<i>throughput available from the simpler</i>
		8:58-61; col. 8:66-9:3; col. 9:8-10; col. 9:33-	<i>FIFO based systems.</i> ")
		35; col. 9:38-43; col. 9:50-54; col. 9:56-59;	
		col. 10:50-53; col. 10:55-58; col. 10:65-67;	

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>col. 11:1-4; col. 11:23-25; col. 11:34-37; col., 12:4-8; col. 12:18-28; col. 12:30-36; col. 12:39-41; col. 12:44-52; col. 12:54-13:5; col. 13:9-11; col. 13:17-21; col. 13:39-47; col. 14:52-54; col. 14:57-59; col. 15:8-10; col. 15:16-18; col. 15:20-22; col. 15:24-27; col. 15:42-45; col. 15:48-52; col. 15:64-67; col. 16:11-14; col. 16:18-22; col. 16:23-33; col. 16:35-42; col. 16:44-48; col. 16:63-65; col. 17:6-9; col. 17:30-34; col. 17:51-52; col. 17:55-58; col. 18:47-50; col. 20:19-22; col. 20:39-41; col. 20:56-57; col. 20:63-66; col. 20:67-21:3; col. 21:15-18; col. 21:22-27; col. 21:39-45; col. 21:47-50; col. 21:59-64; col. 22:33-35; col. 22:38-41; col. 22:49-53; col. 23:13-18; col. 23:24-27; col. 23:25-28; col. 23:28-31; col. 23:33-37; col. 24:27-30; col. 27:16-19; col. 27:39-42; col. 27:57-61; <u>see also Prosecution History</u>: Specification as Filed, p. 52; Specification as Filed, p. 53; Specification as Filed, p. 54; Specification as Filed, p. 55; Specification as Filed, p. 56; Specification as Filed, p. 57; Preliminary Amendment, Mar. 3, 1995, p. 2; Preliminary Amendment, Mar. 3, 1995, p. 6; Office Action, Mar. 19, 1996, p. 2; Office Action, Mar. 19, 1996, p. 3; Office Action, Mar. 19, 1996, p. 4; Office Action, Mar. 19, 1996, p. 5; Office Action, Mar. 19, 1996, p. 6; Office Action, Mar. 19, 1996, p. 7; Office Action, Mar. 19, 1996, p. 8; Office Action, Jan. 7, 1997, p. 2; Response to Office Action, Apr. 7, 1997, pp. 1-2; Response to Office Action, Apr. 7, 1997, p. 5.</p> <p><u>EXTRINSIC EVIDENCE</u>: See section I.A, <u>supra</u> (agreed upon definition for "buffer" in '884 patent); U.S. Patent Nos. 5,307,459, 5,434,872; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to</p>	<p>'872 patent at 2:35-55; '094 patent at 2:28-52 ("According to another aspect of the present invention, the transmit buffer includes a transmit descriptor ring, and a transmit data buffer. . . .")</p> <p>'872 patent at 13:17-48; '094 patent at 12:44-13:5 ("A. Transmit Data Buffer</p> <p>The transmit data buffer occupies 3K bytes as mentioned above. This region is divided into two 1.5K buffers. Only the data that are downloaded to the adapter via bus master transfers are stored in these buffers. The controller will use both the contents of the transmit data buffer and the immediate data portion of the transmit descriptors, when encapsulating a frame for transmission. . . .</p> <p>The transmit buffers are shared by the download DMA logic and the transmit DMA logic. The transmit DMA logic may switch from buffer 0 to buffer 1 and back again freely. The only restriction being the availability of transmit data as defined by the transmit start threshold register. . . .")</p> <p>'872 patent, at 1:5-14 ("CROSS-REFERENCE TO RELATED APPLICATIONS The present application is related to copending U.S. patent application entitled NETWORK INTERFACE WITH HOST INDEPENDENT BUFFER MANAGEMENT, application Ser. No. 07/921,519, filed 28 Jul. 1992, now U.S. Pat. No. 5,299,313, which was owned at the time of invention and is currently owned by the same assignee.")</p> <p>'459 patent, at 1:5-13 ("CROSS-REFERENCE TO RELATED APPLICATIONS The present application is related to copending U.S. patent application entitled NETWORK INTERFACE WITH HOST INDEPENDENT BUFFER MANAGEMENT, Ser. No. 07/921,519, filed Jul. 28, 1992, which was owned at the time of invention and is currently owned by the same assignee.")</p> <p>'459 patent, at 13:58-14:22</p>

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2		which this term relates and how a person	("A. Transmit Data Buffer
3		having ordinary skill in the art in the field of	The transmit data buffer occupies 3K bytes
4		networking technology would understand	as mentioned above. This region is divided
5		this term. 3Com reserves the right to rely on	into two 1.5K buffers. Only the data that
6		testimony by any expert in this action.	are downloaded to the adapter via bus
7			master transfers are stored in these buffers.
8			The controller will use both the contents of
9			the transmit data buffer and the immediate
10			data portion of the transmit descriptors,
11			when encapsulating a frame for
12			transmission. . . . The transmit buffers are
13			shared by the download DMA logic and
14			the transmit DMA logic. The transmit
15			DMA logic may switch from buffer 0 to
16			buffer 1 and back again freely. The only
17			restriction being the availability of transmit
18			data as defined by the transmit start
19			threshold register. The transmit DMA
20			module switches from one buffer to the
21			other whenever it has completed a
22			transmission. The buffer switch occurs
23			regardless of whether or not the
24			transmission was successful and regardless
25			of whether or not bus master download
26			data were used in the preceding
27			transmission.
28		")
			<u>DICTIONARY/TREATISE DEFINITIONS:</u>
			<u>The Network Interface Technical Guide,</u>
			<u>(First Edition, 1992)</u>
			Buffer: A temporary storage area in
			random access memory where the NIC or
			computer stores information (usually while
			transmitting or receiving network traffic).
			<u>PRIOR ART:</u>
			Datasheet for "82596CA High-
			Performance 32-Bit Local Area Network
			Coprocessor," November 1989, Intel Corp,
			pg. 2
			("Two large, independent FIFOs-128 bytes
			for Receive and 64 bytes for Transmit-
			tolerate long bus latencies and provide
			programmable thresholds that allow the
			user to optimize bus overhead for any
			worst-case bus latency.")
			Datasheet for "The SUPERNET 2 Family
			for FDDI", October 1991, Advanced Micro
			Devices, Inc., pg. 2-37
			("The transmit FIFO (Figure 1) is a 36-bit

1 Claim language (disputed terms in bold)	2 3Com's proposed construction and supporting evidence	3 Realtek's proposed construction and supporting evidence
		<p data-bbox="1057 254 1526 464">by 9-word first-in-first-out register that temporarily stores data to be transmitted. In this way, continuity of data transmission is assured by providing a way to store a portion of the output data stream to compensate for delays involved in accessing the buffer memory.”)</p> <p data-bbox="1057 495 1526 856">1992 Local Area Network Databook Including Datasheet For DP83932B Systems-Oriented Network Interface Controller (SONIC), 1992, National Semiconductor Corp, pg.1-295: (“The SONIC incorporates two independent 32-byte FIFOs for transferring data to/from the system interface and from/to the network. The FIFOs, providing temporary storage of data, free the host system from the real-time demands on the network.”)</p> <p data-bbox="1057 888 1526 1010">Ethernet/IEEE-802.3 Family 1990 World Network Data Book/Handbook, Advanced Micro Devices, pg. 1-63, (“FIFO Operations</p> <p data-bbox="1057 1041 1526 1163">The FIFO provides temporary buffer storage for data being transferred between the parallel bus I/O pins and serial bus I/O pins. The capacity of the FIFO is 48 bytes.</p> <p data-bbox="1057 1194 1159 1220">Transmit</p> <p data-bbox="1057 1251 1526 1650">Data is loaded into the FIFO under internal micro-program control. The FIFO must be more than 16 bytes empty before the ILACC requests the bus (HOLD/BURREQ is asserted). The ILACC will start sending the preamble (if the line is idle) as soon as there is one byte loaded into the FIFO. Should the transmitter be required to back off, there will be up to 32 bytes of data in the FIFO ready for transmission. Reception has priority over transmission during the time that the transmitter is backing off.</p> <p data-bbox="1057 1682 1146 1707">Receive</p> <p data-bbox="1057 1738 1526 1921">Data is loaded into the FIFO from the serial input shift register during reception and leaves the FIFO under microprogram control. The ILACC microcode will wait until there are at least 16 bytes of data in the FIFO before initiating a DMA burst</p>

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2			transfer. Preamble (including the synchronization bits) is not loaded into the FIFO.”)
3			Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.
4			
5			
6	“optimizing the threshold”	<u>PROPOSED CONSTRUCTION:</u> Attempting to make the transmission of frames more efficient.	<u>PROPOSED CONSTRUCTION:</u> Dynamically changing the threshold value by the host system to make it as perfect, effective, or functional as possible.
7	found in claim		
8	numbers:	<u>DICTIONARY/TREATISE DEFINITIONS:</u> See “optimizing the threshold” in subsection 2.	<u>INTRINSIC EVIDENCE:</u>
9	’094 patent: 21		’872 patent, Abstract; ’094 patent, Abstract
10	also presented for construction in:	<u>INTRINSIC EVIDENCE:</u> <u>Claims</u> see claim 8; claim 13; claim 21; claim 31; claim 46; claim 48; <u>Specification:</u> see, e.g., figs. 2, 4, 13, 14, 17, 18; col. 2:24-27 (“the threshold value may be set by the host system to optimize performance using the alterable threshold store and the posted status information”); col. 4:38-41; col. 4:49-51; col. 28:1-2; col. 27:65-67; col. 4:38-46 ; col. 2: 21-27 ; col. 27:44-28:17; <u>see also</u> <u>Prosecution History:</u> Specification as Filed, p. 55; Specification as Filed, p. 58; Preliminary Amendment, Mar. 3, 1995, p. 6; Office Action, Mar. 19, 1996, p. 4; Response to Office Action, Apr. 7, 1997, p. 2.	(“The monitoring logic includes <i>a</i> <i>threshold store, which is programmable by</i> <i>the host computer</i> for storing a threshold value. Thus, <i>the threshold value may be set</i> <i>by the host system to optimize performance</i> <i>in a given setting.</i> ”)
11	’872 patent: 10		’872 patent at 2:27-34; ’094 patent at 2: 21- 27 (“In one aspect of the invention, the monitoring logic includes <i>a threshold</i> <i>store, which is programmable by the host</i> <i>computer for storing a threshold value</i> and logic for posting status information to the host. Thus, <i>the threshold value may be set</i> <i>by the host system to optimize performance</i> <i>using the alterable threshold store</i> and the posted status information.”)
12			
13			
14			
15			
16			
17			
18			
19		<u>EXTRINSIC EVIDENCE:</u> U.S. Patent Nos. 5,307,459, 5,434,872; 6,327,625; 6,526,446; and 6,570,884.	’872 patent at 4:46-55; ’094 patent at 4:38- 46 (“ <i>The threshold store 43, in a preferred</i> <i>system, is dynamically programmable by</i> <i>the host computer 30.</i> In this embodiment, the threshold store 43 is a register accessible by the host through the interface logic 31. <i>Alternatively, the threshold store</i> <i>may be a read only memory set during</i> <i>manufacture.</i> In yet other alternatives, the threshold store <i>may be implemented using</i> <i>user specified data</i> in non-volatile memory, such as EEPROMs, FLASH EPROMs, or other memory storage devices.”)
20		3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.	
21		3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.	
22			
23			
24			
25			
26		3Com’s expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand	’872 patent at 29:12-57; ’094 patent at 27:44-28:-17 (“XMIT START THRESH is used to specify the number of bytes of the transmit frame that must reside on the adapter, . . . , before the adapter can commence with the media access control functions associated with transmitting the
27			
28			

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2		this term. 3Com reserves the right to rely on testimony by any expert in this action..	frame. ... The value for this register <i>may be programmed by the host to optimize performance.</i> ... The adapter generates an indication of an underrun condition which is made available to the host through the XMIT FAILURE register. If such an underrun indication occurs, then the host driver should increase the value on the XMIT START THRESH register. Further underrun indications should cause the driver to continually increase the XMIT START THRESH value. . . .")
3			<u>DICTIONARY/TREATISE DEFINITIONS:</u> See " altering the threshold " for definitions of "threshold."
4			<u>Optimize:</u>
5			<u>Webster's Ninth New Collegiate Dictionary, (ninth edition, 1988)</u> Optimize: to make as perfect, effective, or functional as possible.
6			Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.
7			
8			
9			
10			
11			
12			
13			
14			
15			
16	"underrun" or "falls behind"	<u>PROPOSED CONSTRUCTION:</u> When expected data from a frame to be transferred is not available in a buffer	<u>PROPOSED CONSTRUCTION:</u> A condition in which the transferring of data into a transmit data buffer by the host interface falls behind the transferring of data into a transmit data path by a transmit logic.
17	found in claim numbers:	<u>DICTIONARY/TREATISE DEFINITIONS:</u> See "underrun" in subsection 2.	<u>INTRINSIC EVIDENCE:</u>
18	'094 patent: 21	<u>INTRINSIC EVIDENCE:</u> Claims: see, e.g., claim 8 ("The method as in claim 7, further comprising: providing access to the threshold value so that it may be dynamically programmed by the host system; and posting status information for use by the host system as feedback for optimizing the threshold value."); claim 22 ("The method as in claim 21, wherein the threshold amount is dynamically programmable by the host computer."); claim 30 ("The method as in claim 28, wherein the threshold determination is based on a comparison of the amount of data transferred into the buffer memory with a threshold value, the threshold value being dynamically programmable by the host system."); see also claim 4; claim 6; claim	'872 patent at 28:48-29:2 ("According to the present invention, this transmit data path includes an underrun detector 413 for detecting a condition in which the transferring of data into the transmit data buffer, or immediate data to the transmit descriptor buffer, by the host interface falls behind the transferring of data into the transmit data path 400 by the transmit DMA logic. . . . The underrun detector determines that a transmit write TXWR signal is not present during an expected interval of the frame transmission, then a bad frame signal is generated on line 409.")
19	also presented for construction in:		'872 patent at claim 1 ("... underrun
20	'872 patent: 1		
21			
22			
23			
24			
25			
26			
27			
28			

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>16; claim 20; claim 21; claim 34; claim 38; claim 41; claim 44; claim 52; claim 53; <u>Specification</u>: see, e.g., fig. 18; col. 4:50-52; col. 7:62-4; col. 9:11-14; col. 14:22-23; col. 18:26-42; col. 22:10-12; col. 26:60-61; col. 27:16-21; col. 27:21-23; col. 27:24-32; col. 27:34-36; col. 28:2-5; col. 28:7-17; <u>see also Prosecution History</u>: Specification as Filed, p. 53; Specification as Filed, p. 54; Specification as Filed, p. 56; Specification as Filed, p. 57; Specification as Filed, p. 58; Preliminary Amendment, Mar. 3, 1995, p. 6; Office Action, Mar. 19, 1996, p. 3; Response to Office Action, Apr. 7, 1997, p. 2.</p> <p><u>EXTRINSIC EVIDENCE</u>: U.S. Patent Nos. 5,307,459, 5,434,872; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>control logic, which detects a condition in which the means for transferring falls behind the transmit logic, and supplies a bad frame signal to the communications medium in response to the underrun condition.)</p> <p>'872 patent at claim 15 ("...underrun control logic, which detects an underrun condition in which the host interface means in transferring data to the buffer memory falls behind the network interface means in transferring data to the transceiver, and means for supplying a bad frame signal to the communication media in response to the underrun condition.")</p> <p>'872 patent at claim 18 (...underrun control means, coupled with the network interface means, for detecting an underrun condition in which the host interface means in downloading data to the transmit data buffer falls behind the network interface means in transferring data to the transceiver, and for supplying a bad frame signal to the network transceiver in response to the underrun condition.")</p> <p>'872 patent at claim 24 ("...underrun control logic, which detects a condition in which the data transfer circuitry falls behind the medium access controller, and supplies a bad frame signal to the network in response to the underrun condition.")</p> <p>'094 patent at claim 4 ("...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network; and supplying a bad frame signal to the network un response to the underrun condition.")</p> <p>'094 patent at claim 16 ("...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the communications medium; and supplying a bad frame signal to the communications medium in response to the underrun condition.")</p>

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2			'094 patent at claim 34 ("...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network transceiver; and supplying a bad frame signal to the network transceiver in response to the underrun condition.")
3			'094 patent at claim 41 ("...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network; and supplying a bad frame signal to the network in response to the underrun condition.")
4			Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.
5			
6			
7			
8			
9			
10			
11			
12			
13	" altering the threshold"	<u>PROPOSED CONSTRUCTION</u> : changing	<u>PROPOSED CONSTRUCTION</u> : dynamically changing
14	found in claim	<u>DICTIONARY/TREATISE DEFINITIONS</u> :	<u>INTRINSIC EVIDENCE</u> :
15	numbers:	See " alterable storage location " in subsection 1 for definitions of "alter" and " optimizing the threshold " in subsection 2 for definitions of "threshold."	'094 patent, Abstract ("The monitoring logic includes a threshold store, which is <i>programmable by the host computer</i> for storing a threshold value. Thus, <i>the threshold value may be set by the host system to optimize performance in a given setting.</i> ")
16	'094 patent: 47	<u>INTRINSIC EVIDENCE</u> :	'094 patent at 4:38-46 (" <i>The threshold store 43, in a preferred system, is dynamically programmable by the host computer 30. In this embodiment, the threshold store 43 is a register accessible by the host through the interface logic 31. Alternatively, the threshold store may be a read only memory set during manufacture.</i> In yet other alternatives, the threshold store may be implemented using user specified data in non-volatile memory, such as EEPROMs, FLASH EPROMs, or other memory storage devices.")
17		<u>Claims</u> : see, e.g., claim 49 ("including allowing alteration of the threshold value while data of a frame to be transmitted is stored in the buffer memory"); <u>see also</u> claim 47; claim 48; claim 50; claim 51; claim 53; <u>Specification</u> : see, e.g., figs. 2, 4, 13, 14, 17, 18; col. 4:38-39 ("The threshold store 43, in a preferred system, is dynamically programmable by the host computer 30"); col. 4:43-46 ("In yet other alternatives, the threshold store may be implemented using user specified data in non-volatile memory, such as EEPROMs, FLASH EPROMs, or other memory storage devices."); <u>see also</u> col. 2:23-26; col. 4:38- 41; col. 28:1-17; col. 4:38-46; col. 2:21-27; col. 27:44-28:17; <u>see also Prosecution History</u> : Specification as Filed, p. 52; Specification as Filed, p. 55; Specification as Filed, p. 58.	'094 patent at 2: 21-27 ("In one aspect of the invention, <i>the monitoring logic includes a threshold store, which is programmable by the host computer</i> for storing a threshold value and logic for posting status information to the host. Thus, <i>the threshold</i>
18			
19			
20			
21			
22			
23			
24			
25			
26			
27		<u>EXTRINSIC EVIDENCE</u> : U.S. Patent Nos. 5,307,459, 5,434,872; 6,327,625; 6,526,446; and 6,570,884.	
28			

1 Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	<p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>value may be set by the host system to optimize performance using the alterable threshold store and the posted status information.”)</p> <p>‘094 patent at 27:44-28:17 (“XMIT START THRESH is used to specify the number of bytes of the transmit frame that must reside on the adapter, . . . , before the adapter can commence with the media access control functions associated with transmitting the frame. . . .</p> <p>The value for this register <i>may be programmed by the host to optimize performance</i>. If set too low, system latencies or bandwidth limitations may cause the adapter to underrun the network during transmission, causing a partial frame with a guaranteed bad CRC to be transmitted. If the value is set too high, then unnecessary delays will be incurred before the start of transmission. . . .”)</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u></p> <p><u>Webster's Ninth New Collegiate Dictionary (Ninth Edition, 1988)</u> Alter: 1: to make different without changing into something else 2: CASTRATE SPAY ~ vi: to become different syn see CHANGE; alterable – adj.</p> <p><u>The American Heritage Dictionary of the English Language (4th Ed. 2000)</u> <u>alter:</u> v. tr. To change or make different; modify: altered my will. intr. To change or become different.</p> <p><u>threshold</u></p> <p><u>Webster's Ninth New Collegiate Dictionary (1983)</u> Threshold - A level, point, or value above which something is true or will take place and below which it is not or will not.</p> <p><u>The American Heritage Dictionary of the English Language (4th ed. 2000)</u> The point that must be exceeded to begin producing a given effect or result or to elicit a response.</p> <p><u>McGraw-Hill Electronics Dictionary (fifth edition, 1994)</u> Threshold: 1. The least value of a current, voltage, or other quantity that produces the</p>

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2			minimum detectable response. It is also called a limen. 2. The level of pumping at which a laser can go into self-excited oscillation.
3			
4			
5			Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.
6			

4. U.S. Pat. No. 6,327,625

9	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>D-Link's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
10	"buffer"	<u>PROPOSED CONSTRUCTION:</u> A memory for temporary storage of data.	<u>PROPOSED CONSTRUCTION:</u> A First-In-First-Out or "FIFO" storage device.	Realtek agrees that the ordinary meaning of buffer is "a memory for temporary storage of data." However, Realtek reserves the right to rely on the proposed construction or any statement made by any party under the Patent Local Rules.
11	found in claim numbers:			
12	'625 patent: 23	<u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>See "buffer" in subsection 1.</u>	<u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>Newton's Telecom:</u> "Buffer 1. In data transmission, a buffer is a temporary storage location for information being sent or received." "FIFO First In, first Out. . . . FIFO . . . is a term used in data communications. It is a buffering scheme in which the first byte of data that enters the buffer is also the first byte retrieved by the CPU. This scheme is used. . . because it closely mimics the way serial data is actually transmitted; that is, one bit at a time."	
13		<u>INTRINSIC EVIDENCE:</u> <u>Claims: see, e.g., claim 15</u> (<u>"15. A method for</u> managing transfer of data packets between a host processor and a network, comprising: storing packets in a first-in-first-out buffer in an order of receipt; identifying packets as having respective packet types from a plurality of packet types; and transferring packets out of the first-in-a first-out buffer according to the order of receipt, and according to the packet type so that packets having a particular packet type are transferred out of the order of receipt relative to packets having another packet type.""); claim 18 (same); claim 19 (same); claim 21 (same); claim 22 (same); <u>see also</u> claim 1; claim 2; claim 3; claim 6; claim 7; claim 8; claim 9; claim 10; claim 11; claim 12; claim 13; claim 15,	<u>INTRINSIC EVIDENCE:</u> '625 patent, col. 1, lines 13- 67 (" <u>[N]</u> etwork interfaces are typically based on a first-in-first-out (FIFO) buffer. . . . The FIFO structure in network interface cards suffers the disadvantage that [it] supports only sequential data transfer. Each packet being loaded will be unloaded through the same sequence determined by the	
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25				
26				
27				
28				

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>claim 18, claim 19, claim 21, claim 22, claim 23; claim 24; claim 25; claim 28; claim 29; claim 30; claim 31; claim 33; claim 34; claim 35; <u>Specification</u>: <u>see, e.g.</u>, col. 1:14-15 (“These network interfaces are typically based on a first-in-first-out (FIFO) buffer.”); <u>see also</u> figs. 1-8; col. 1:13-67; col. 3:17-35; col. 3:64-67; col. 4:1-9; col. 4:40-5:7; col. 5:8-12:48; col. 9:47-50; col. 12:49-13:8; col. 13:23-53; col. 2:5 – 3:12; col. 3:17 -19; col. 3:29-33; col. 3:45-46; col. 3:61-67; col. 4:32-38; col. 4:40-43; col. 4:46-47; col. 4:53-54; col. 4:58-61; col. 5:4-7; col. 5:10-12; col. 5:35-36; col. 5:42-47; col. 5:64-66; col. 6:26-29; col. 7:6-8; col. 7:15-17; col. 7:20-23; col. 8:1-4; col. 11:58-67; col. 12:49-50; col. 13:39-42; col. 13:48-53; <u>see also</u> <u>Prosecution History</u>: Office Action, Feb. 2, 2001, p. 3; Office Action, Feb. 2, 2001, p. 4; Response to Office Action, May 1, 2001, p. 17-18; Response to Office Action, May 1, 2001, p. 19.</p> <p><u>EXTRINSIC EVIDENCE</u>: <u>See</u> section I.A, <u>supra</u> (agreed upon definition for “buffer” in ‘884 patent); <u>See also</u> U.S. Patent Nos. 5,307,459, 5,434,872; 5,732,094; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the</p>	<p>order of receipt of the packet. ... The present invention supports ... out of order processing of certain packets in the FIFO. In this manner, the optimized character of FIFO for sequential transfer is maintained, while particular types of packets are processed out of order to achieve minimum latency and maximum data security in an intelligent network interface card.”); ‘625 patent, col. 3, lines 17-35 (“The present invention improves network interfaces based on FIFO buffer structures. ... Priority packets can be transmitted or uploaded prior to normal packet traffic. ... Furthermore, normal packets, priority packets and IPSec packets can coexist in a FIFO-based structure.”); ‘625 patent, col. 3:64-67 (“FIG. 1 provides a conceptual diagram of an integrated circuit 10 including the logic for transferring data packets into and out of a FIFO buffer according to the present invention.”); ‘625 patent, col. 4:1-9, Fig. 1 (“FIFO 13”); ‘625 patent, col. 4:40-5:7, Fig. 2 (describing data structure of FIFO 13); ‘625 patent, col. 5:8-12:48, Figs. 3-7 (describing circuitry associated with FIFO 13); ‘625 patent, col. 9:47-50 (“Thus, according to this embodiment of the present invention, normal packets [and] priority packets can be supported in a single FIFO structure with out of order packet transfer logic.”); ‘625 patent, col. 12:49-13:8</p>	

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>D-Link's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
		<p>right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>(describing exemplary "single port memory [that] can be used for the FIFO packet buffer" shown in Fig. 1);</p> <p>'625 patent, col. 13:23-53, Fig. 8 (describing "network interface card 813" including "transmit FIFO buffer 822" and "receive FIFO buffer 826");</p> <p>'625 patent, claim 15 ("A method for managing transfer of data packets between a host processor and a network, comprising: storing packets in a first-in-first-out buffer in an order of receipt...");</p> <p>'625 patent, claim 18 (same);</p> <p>'625 patent, claim 19 (same);</p> <p>'625 patent, claim 21 (same);</p> <p>'625 patent, claim 22 (same);</p> <p>'625 patent, claim 23 ("a buffer . . . which stores data packets . . . in an order of receipt.");</p> <p>Prosecution History at DLINK 015386 (Response to First Official Action, dated May 1, 2001, p. 18)("[T]he citation within the James reference upon which the examiner relies does not identify a FIFO buffer."); Patents of Record, including</p> <p>U.S. Patent No. 5,212,778, col. 4:30-5:50, 7:30-57, 8:55-65, Figs. 1-5;</p> <p>U.S. Patent No. 5,828,835, Abstract, Col. 2:36-3:15, 10:34-11:20, 13:51-14:39, Figs. 8 and 13, Claims 1-4; <u>see also</u> U.S. Patent Nos. 4,783,730, 5,987,113, 6,138,189, 6,226,680.</p> <p><u>EXTRINSIC EVIDENCE:</u> Testimony of Dr. Doshi</p>	

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2			which will be based upon the intrinsic and extrinsic evidence cited above, as well as his knowledge of the usage of the term in the relevant art at the time the patent was filed. Dr. Doshi may also comment on the applicability of evidence cited by 3Com in support of its construction for this term.	
3			Transcript of February 5, 2006 Deposition of Li-Jau Yang at 48:21-55:1 ("It would be one FIFO, versus multiple queues"); Ex. 5, p. DLINK 015320; 71:1- 74:24; Ex. 6, pp.3COM016060-61, 66.	
4			Transcript of February 1, 2006 Deposition Patricia C. Cross at 20:13-21:22; Ex. 1, pp. 3COM0097931-933; 3COM0097944-945, 966- 967.	
5			D-Link reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.	
6			D-Link reserves the right to cite to any evidence cited by any party and to rely on any position taken by the parties under the Patent Local Rules.	
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				

5. U.S. Pat. No. 6,526,446

23	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
24	"data download circuit"	<u>PROPOSED CONSTRUCTION</u> : A circuit that retrieves data from memory	<u>PROPOSED CONSTRUCTION</u> : The circuitry that downloads data corresponding to the frame segment descriptor.
25	found in claim numbers:	<u>DICTIONARY/TREATISE DEFINITIONS</u> :	<u>INTRINSIC EVIDENCE</u> :
26	'446 patent: 26	<u>data</u> : Dictionary of Computing (1st ed. 1983): Information that has been prepared, often in a particular format, for a specific purpose; see also <u>Microsoft Computer Dictionary</u> (5th ed. 2002): Plural of the	'446 patent at 8:28-38 ("With reference still to FIG. 2, <i>data download DMA circuit 212</i> <i>utilizes the descriptors to retrieve and</i>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>Latin datum, meaning an item of information; <u>Dictionary of Computing</u> (3d ed. 1990): Information that has been prepared, often in a particularly format, for a specific purpose; <u>Webster's New World Computer Dictionary</u> (10th ed. 2003): Factual information (such as text, numbers, sounds, and images) in a form that can be processed by a computer. <u>McGraw-Hill Illustrated Telecom Dictionary</u> (2d ed. 2000): In the communications industry, data is anything that is transmitted or processed digitally;</p> <p><u>download</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): To transfer (data or programs) from a server or host computer to one's own computer or device;</p> <p><u>circuit</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): The combination of a number of electrical devices and conductors that, when interconnected to a form a conducting path, fulfill some desired function; <u>see also</u> <u>Dictionary of Computing</u> (1st ed. 1983): Circuit: 1. The combination of a number of electrical devices and conductors that, when interconnected to form a conducting path, fulfill some desired function. 2. A physical (electrical) connection used for communication. <u>Dictionary of Computing</u> (3d ed. 1990): Circuit: The combination of a number of electrical devices and conductors that, when interconnected to form a conducting path, fulfill some desired function.</p> <p><u>INTRINSIC EVIDENCE:</u> <u>Claims</u>: <u>see, e.g.</u>, claim 1 ("A circuit for implementing transmission control protocol segmentation, said circuit comprising: a segmentation circuit coupled to receive a descriptor from a host device which corresponds to data, said segmentation circuit utilizes said descriptor to generate a frame segment descriptor; a data download circuit coupled to said segmentation circuit to receive said frame segment descriptor, said data download circuit retrieves said data from a memory; and a medium access control circuit coupled to said data download circuit to receive said data in a frame segment."); claim 14 ("said data download circuit comprises a data download direct memory access circuit");</p>	<p><i>download the data file</i>, TCP templates, IP templates, and frame header stored within host memory 106. . . . <i>In other words, data download DMA circuit 212 receives the descriptor information from hardware queue 210 and uses it to retrieve the actual data stored within host memory 106.</i>")</p> <p>'446 patent, Abstract ("Hardware only transmission control protocol segmentation for a high performance network interface card. Specifically, one embodiment of the present invention includes a circuit for implementing transmission control protocol (TCP) segmentation. The circuit includes a segmentation circuit coupled to receive a descriptor from a host device which corresponds to data. <i>The segmentation circuit utilizes the descriptor to generate other descriptors that describe each frame segment. Furthermore, the circuit also includes a data download circuit coupled to the segmentation circuit to receive the frame segment descriptors. Specifically, the data download circuit retrieves the data from a memory. Moreover, the circuit includes a medium access control circuit coupled to the data download circuit to receive the data in a frame segment.</i>")</p> <p>'446 patent, Fig. 2 (showing Host Driver 202, Descriptor DMA 204, Segmentation State Machine 208, Hardware Queue 210, Data Download DMA 212, etc.)</p> <p>'446 patent, Fig. 4 ("receiving from a host device a descriptor signal corresponding to data stored within memory; <i>using the descriptor signal to generate a frame segment descriptor; receiving the data from the memory using a data download circuit, etc.</i>")</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>circuit</u></p> <p><u>Newton's Telecom Dictionary (eleventh ed., 1996)</u> Circuit: The physical connection (or path) of channels, conductors and equipment between two given points through which an electric current may be established. Includes both sending and receiving capabilities. A circuit can also be a network of circuit elements, such as resistors, inductors,</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p data-bbox="553 254 1019 369"><u>see also</u> claim 4; claim 8; claim 15; claim 16; claim 18; claim 25; claim 26; <u>Specification</u>: Fig. 2; Fig. 4; col. 2:29-34; col. 2:52-57; col. 2:54-67; col. 8:28-38.</p> <p data-bbox="553 405 1019 495"><u>EXTRINSIC EVIDENCE</u>: U.S. Patent Nos. 5,307,459, 5,434,872; 5,732,094; 6,327,625; and 6,570,884.</p> <p data-bbox="553 531 1019 653">3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p data-bbox="553 688 1019 835">3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p data-bbox="553 871 1019 1108">3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p data-bbox="1052 254 1518 369">capacitors, semiconductors, etc., that performs a specific function. A circuit can also be a closed path through which current can flow.</p> <p data-bbox="1052 405 1518 583"><u>The American Heritage Dictionary of the English Language (4th ed. 2000)</u> The combination of a number of electrical devices and conductors that, when interconnected to a form a conducting path, fulfill some desired function.</p> <p data-bbox="1052 619 1154 646"><u>download</u></p> <p data-bbox="1052 682 1518 829"><u>The American Heritage Dictionary of the English Language (4th ed. 2000)</u> To transfer (data or programs) from a server or host computer to one's own computer or device.</p> <p data-bbox="1052 865 1518 949">Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p> <p data-bbox="1052 984 1289 1012"><u>EXTRINSIC EVIDENCE</u>:</p> <p data-bbox="1052 1047 1518 1921">Inventor Testimony of Li-Jau Yang (2/5/06): "Q. Looking down around line 58, it says, "In step 406 of figure 4, within the present embodiment, a data download circuit receives the data from the memory. It should be appreciated that the data download circuit uses the frame segment descriptor to retrieve the data from memory." What's a data download circuit? MR. STERN: Objection; foundation, competency. The document speaks for itself. THE WITNESS: It -- it is a DMA download logic. BY MS. RADER: Q. This is DMA logic? A. Right. Q. DMA download logic. And how does the DMA download logic use the frame segment descriptor to retrieve the data from memory? MR. STERN: Same objections. THE WITNESS: If you could -- it would use the pointer, as you already mentioned earlier, to retrieve the data from the host memory. BY MS. RADER: Q. So does the frame segment descriptor tell it the location in the host memory to go to find the data? Is that right? MR. STERN: Same objections; objection to the characterization. THE WITNESS: In this particular application, and based on what I've read so far, yes.</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
<p data-bbox="264 254 522 373">"a descriptor signal which corresponds to data stored within memory"</p> <p data-bbox="264 405 423 464">found in claim numbers:</p> <p data-bbox="264 495 428 527">'446 patent: 26</p>	<p data-bbox="552 254 1021 342"><u>PROPOSED CONSTRUCTION:</u> A descriptor signal which describes data stored within host memory.</p> <p data-bbox="552 373 1023 657"><u>DICTIONARY/TREATISE DEFINITIONS:</u> See "indication signal" in subsection 1 for definitions of "signal," "buffer memory" in subsection 1 for definitions of "memory," and "data download circuit" in this subsection for definitions of "data"; <u>descriptor:</u> <u>The American Heritage Dictionary of the English Language (4th ed. 2000):</u> A word, phrase, or alphanumeric character used to identify an item in an information storage and retrieval system; <u>Dictionary of Computing (1st ed. 1983):</u> Stored information that describes how other information is stored, e.g. in an array, record, or file. By referring to the descriptor, a program can interpret the other data; <u>IBM Dictionary of Computing (10th ed. 1993):</u> A word or phrase used to categorize or index information; <u>Microsoft Computer Dictionary (5th ed. 2002):</u> In programming, a piece of stored information used to describe something else, often in terms of structure, content, or some other property; <u>Dictionary of Computing (3d ed. 1990):</u> Stored information that describes how other information is stored, e.g. in an array, record, or file. By referring to the descriptor, a program can interpret the other data; <u>correspond:</u> <u>The American Heritage Dictionary of the English Language (4th ed. 2000):</u> To be in agreement, harmony, or conformity. To be similar or equivalent in character, quantity, origin, structure, or function: English navel corresponds to Greek omphalos. See Synonyms at agree. To communicate by letter, usually over a period of time;</p> <p data-bbox="552 1675 1023 1940"><u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> claim 1; claim 26; <u>Specification:</u> see, e.g., figs. 2-5; col. 2:43-46 ("the circuit includes a retriever circuit coupled to receive the first signal from the host device which indicates where a descriptor is located within the host memory. The retriever circuit also retrieves the descriptor which describes data stored within the host</p>	<p data-bbox="1050 254 1520 342"><u>PROPOSED CONSTRUCTION:</u> A signal indicating where the corresponding data is in the host memory.</p> <p data-bbox="1050 373 1284 405"><u>INTRINSIC EVIDENCE:</u></p> <p data-bbox="1050 436 1520 768">'446 patent at 5:66-6:6 ("Referring to FIG. 2, a host driver 202 running on processor 106 of host system 100 is responsible for creating a descriptor for a data file stored within host memory 106 which is to be eventually transferred by network interface card (NIC) 118 over network 120. The descriptor includes information about where the data file is stored within host memory 106, the size of the data file, along with other information.")</p> <p data-bbox="1050 800 1520 982">'446 patent at 6:19-22 ("More specifically, the descriptor structure prepared by host driver 202 consists of control words, fragment address, and fragment length. The control words contain packet related information and flags.")</p> <p data-bbox="1050 1014 1520 1318">'446 patent, Abstract ("Hardware only transmission control protocol segmentation for a high performance network interface card. . . . The circuit includes a segmentation circuit coupled to receive a descriptor from a host device which corresponds to data. The segmentation circuit utilizes the descriptor to generate other descriptors that describe each frame segment. . . .")</p> <p data-bbox="1050 1350 1520 1465">Fig. 4 (showing separate steps, including "receiving from a host device a descriptor signal corresponding to data stored within memory")</p> <p data-bbox="1050 1497 1446 1528"><u>DICTIONARY/TREATISE DEFINITIONS:</u></p> <p data-bbox="1050 1560 1520 1743"><u>Dictionary of Computing (3d ed. 1990):</u> Stored information that describes how other information is stored, e.g. in an array, record, or file. By referring to the descriptor, a program can interpret the other data.</p> <p data-bbox="1050 1774 1520 1940"><u>The American Heritage Dictionary of the English Language (4th edition, 2000)</u> A word, phrase, or alphanumeric character used to identify an item in an information storage and retrieval system.</p>

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2		memory.”); <u>see also</u> col. 2:25-42; col. 2:47- 62; col. 5:66-6:32; 6:19-22; col. 6:51-55; col. 10:40-42.	<u>IBM Dictionary of Computing (10th ed. 1993)</u> :
3			A word or phrase used to categorize or index information.
4		<u>EXTRINSIC EVIDENCE</u> :	Realtek reserves the right to rely on any statement made by any party unde
5		U.S. Patent Nos. 5,307,459, 5,434,872; 5,732,094; 6,327,625; and 6,570,884.	
6		3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.	<u>ETRINSIC EVIDENCE</u> :
7			Inventor Testimony of Li-Jau Yang (2/5/06): “Q. Okay. So what's your understanding of the phrase that I just referred to, which is "a descriptor signal corresponding to data stored within memory"? MR. STERN: Objection; competency, foundation, asked and answered, calls for opinion testimony, and the document speaks for itself. THE WITNESS: That descriptor is the entry written into the queue. And as -- as a -- as a result of that write operation, that will make the FIFO not empty. And that -- that descriptor signal is pretty much stand for if FIFO is empty or not. So I hope this clarification ends all the questioning you have. BY MR. YANG: Q. Okay. And I hope the same, too. But let me just clarify a little bit. So you're saying that the descriptor signal we have been talking about is a status indication of the FIFO? A. That's correct.” Yang Depo. Tr. (2/5/06) at 233:18-234:12.
8		3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.	
9			“Q. Okay. So that signal itself, which is the descriptor signal and which is also a 0 and 1, doesn't have -- doesn't have any other information other than a 0 or 1? A. That's correct.” Yang Depo. Tr. (2/5/06) at 239:17-21.
10		3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.	
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24	“frame segment descriptor”	<u>PROPOSED CONSTRUCTION</u> : A descriptor for a frame segment.	<u>PROPOSED CONSTRUCTION</u> : A descriptor identifying where the corresponding frame segment is in the host memory.
25	found in claim numbers:	<u>INTRINSIC EVIDENCE</u> :	<u>INTRINSIC EVIDENCE</u> :
26	‘446 patent: 26	<u>Claims</u> : claim 1; claim 4; claim 10; claim 11; claim 15; claim 16; claim 20; claim 21; claim 31; claim 32; claim 33; <u>Specification</u> : figs. 2-5; col. 2:29-31 (“the segmentation circuit utilizes the descriptor to generate	‘446 patent at 6:58-7:14 (“Conversely, if the data file needs TCP segmentation, <i>TCP segmentation state machine 208 creates</i>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>other descriptors that describe each frame segment.”); Fig. 4; col. 1:44-46; col. 2:27-37; col. 2:50-54; col. 2:63-65; col. 3:17-21; col. 3:23-26; col. 6:28-29; col. 6:63-67; col. 6:58-7:14; col. 7:5-8; col. 7:10-13; col. 7:28-31; col. 7:44-48; col. 7:48-50; col. 7:50-52; col. 7:52-54; col. 7:54-56; col. 7:58-60; col. 7:60-63; col. 7:8:66-3; col. 8:6-8; col. 8:8-10; col. 8:29-32; col. 8:45-47; col. 8:47-52; col. 8:52-54; col. 8:54-62; col. 8:62-66; col. 8-9:68-3; col. 9:3-5; col. 9:29-30; col. 9:30-32; col. 9:32-33; col. 9:33-35; col. 9:58-61; col. 9-10:64-2; col. 10:2-4; col. 10:6-9; col. 10:15-18; col. 10:18-20; col. 10:20-24; col. 10:44-57; col. 11:1-4; col. 11:34-36; col. 11:36-38; col. 11:40-42; col. 11:51-55.</p> <p><u>EXTRINSIC EVIDENCE:</u> U.S. Patent Nos. 5,307,459, 5,434,872; 5,732,094; 6,327,625; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p><i>another set of descriptors wherein each descriptor describes a fragment or a segment of the data file. In other words, the data file stored within host memory 106 is virtually segmented down into a number of frames. Within the present embodiment, each of the descriptors created by TCP segmentation state machine 208 is going to contain a pointer to a location in host memory 106 where a reusable "template" for the IP header is stored. Furthermore, each descriptors is also going to contain a pointer to a location in host memory 106 where a reusable "template" for the TCP header is stored. Additionally, each of the descriptors would also include a control word along with pointers to where the data file (payload) is stored within host memory 106. Also, each descriptor contains a pointer to a location in host memory 106 where a reusable template for the Medium Access Control (MAC) header is stored. These descriptors are then transmitted by TCP segmentation state machine 208 to hardware queue 210 for temporary storage.</i></p> <p>As such, TCP segmentation state machine 208 transmits the revised structure descriptors to hardware queue 210 where they are temporarily stored. <i>This revised structure descriptor information stored within hardware queue 210 will subsequently be used by data download DMA circuit 212 to transfer data.</i>”)</p> <p>’446 patent, Abstract (“Hardware only transmission control protocol segmentation for a high performance network interface card. Specifically, one embodiment of the present invention includes a circuit for implementing transmission control protocol (TCP) segmentation. The circuit includes a segmentation circuit coupled to receive a descriptor from a host device which corresponds to data. <i>The segmentation circuit utilizes the descriptor to generate other descriptors that describe each frame segment. Furthermore, the circuit also includes a data download circuit coupled to the segmentation circuit to receive the frame segment descriptors.</i> Specifically, the data download circuit retrieves the data from a memory. Moreover, the circuit includes a medium access control circuit</p>

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2			coupled to the data download circuit to receive the data in a frame segment. ”)
3			
4			‘446 patent, Fig. 4 (“receiving from a host device a descriptor signal corresponding to data stored within memory; using the descriptor signal to generate a frame segment descriptor; receiving the data from the memory using a data download circuit, etc.)
5			
6			’446 patent at 2: 27-37 (“The circuit includes a segmentation circuit coupled to receive a descriptor from a host device which corresponds to data. The segmentation circuit utilizes the descriptor to generate other descriptors that describe each frame segment. Furthermore, the circuit also includes a data download circuit coupled to the segmentation circuit to receive the frame segment descriptors. Specifically, the data download circuit retrieves the data from a memory. Moreover, the circuit includes a medium access control circuit coupled to the data download circuit to receive the data in a frame segment.”)
7			
8			Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.
9			
10			<u>EXTRINSIC EVIDENCE:</u>
11			Inventor Testimony of Li-Jau Yang (2/5/06): “Q. And the reason why the data download circuit use the frame segment descriptor is because the frame segment descriptor indicates where the corresponding frame segment is stored in the host memory, correct? MR. STERN: Same objections. THE WITNESS: Yes.” Yang Depo Tr. (2/5/06) at 243:4-10.
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			

23

24 6. U.S. Pat. No. 6,570,884

25	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
26	“a buffer, coupled to the first port, storing received packets”	<u>PROPOSED CONSTRUCTION:</u> A temporary storage device connected to the first port for received packets.	<u>PROPOSED CONSTRUCTION:</u> A temporary storage device connected to the first port that is of sufficient size to store a plurality of received	Realtek agrees that the ordinary meaning of buffer is “a memory for temporary storage of data.” However, Realtek reserves the right to
27	found in claim			
28				

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>D-Link's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
	<p>numbers:</p> <p>'884 patent: 1</p>	<p><u>DICTIONARY/TREATISE</u> <u>DEFINITIONS:</u> See "buffer," in subsection 1 for definitions of that term and Part I.A for the agreed upon definition of "port"; <u>store</u>: <u>The American Heritage Dictionary of the English Language (4th Ed. 2000)</u>; v. Computer Science. To copy (data) into memory or onto a storage device, such as a hard disk.</p> <p><u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> see, e.g., claim 3 (3: "The interface of claim 2, wherein the buffer includes memory for a plurality of packets having a typical size."); claim 23 ("23: The interface of claim 21, wherein the buffer includes memory for a plurality of packets having a typical size."); <u>see also</u> claim 1; claim 13; claim 16; claim 21; claim 22; claim 40; <u>Specification:</u> see, e.g., col. 3:11-29; col. 4:61-65, Fig. 2; col. 5:38-42, Fig. 3; col. 6:38-42; col. 6:58-7:34, Fig. 5; col. 8:63-9:27; col. 10:23-29; <u>see also Prosecution History:</u> Response to Office Action, May 14, 2001, p. 2; Response to Office Action, May 14, 2001, p. 6; Response to Office Action, Oct. 26, 2001, p. 2; Final Office Action, Mar. 20, 2002, p. 7; Final Office Action, Mar. 20, 2002, p. 8; RCE and Amendment, Aug. 15, 2002, pp. 10-12; Response to Office Action, Jan. 22, 2003, p. 11; Response to Office Action, Jan. 22, 2003, p. 13-14; Notice of Allowance, Feb. 2, 2003, p. 2.</p> <p><u>EXTRINSIC EVIDENCE:</u> U.S. Patent Nos. 5,307,459,</p>	<p>packets.</p> <p><u>DICTIONARY/TREATISE</u> <u>DEFINITIONS:</u> <u>Newton's Telecom</u>: "Buffer 1. In data transmission, a buffer is a temporary storage location for information being sent or received." "Packet Buffer Memory set aside for storing a packet awaiting transmission or for storing a received packet."</p> <p><u>INTRINSIC EVIDENCE:</u> '884 patent col. 1:66-2:16 ("In particular, the present invention provides an interface that comprises the first port on which incoming data is received at the data transfer rate of the network, a buffer coupled to the port that stores received packets, and a second port coupled with the buffer through which transfer of packets to the host is executed. Packet filters are coupled to the first port which identifies packets being stored in the buffer that have one of the plurality of variant formats. A processor is coupled with the buffer as well, and is responsive to the packet filter to process identified packets in the buffer. In this manner, the processor is able to operate at a slower speed, such that the processing time for a typical packet is greater than the amount of time that is consumed by storing a typical packet in the buffer. Because the processor is only required to handle packets identified by the dedicated packet filter logic, it need not have the capability to keep up with</p>	<p>rely on any proposed construction or any statement made by any party under the Patent Local Rules.</p>

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>D-Link's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2		5,434,872; 5,732,094;	the entire data stream.”);	
3		6,327,625; and 6,526,446.	‘884 patent col. 3:11-29 (“	
4		3Com reserves the right to	When a particular packet in	
5		rely on any testimony or	the FIFO buffer reaches a	
6		exhibit therein made or	stage for upload to the host	
7		introduced during the course	computer, the logic on the	
8		of any deposition.	network interface card	
9		3Com reserves the right to	issues an interrupt to the	
10		cite to any evidence cited by	processor on the network	
11		any party and reserves the	interface card if a flag is set.	
12		right to rely on any	In response to the interrupt,	
13		document or statement	the packet in the FIFO	
14		made by any party under the	buffer is processed locally	
15		Patent Local Rules.	on the network interface	
16		3Com's expert, Dr. Michael	card. If the FIFO buffer	
17		Mitzenmacher may provide	overflows during the	
18		an expert report or other	processing of the packet,	
19		form of testimony regarding	then packets may be lost.	
20		the technology to which this	However, because of the	
21		term relates and how a	relatively small number of	
22		person having ordinary skill	packets to be processed by	
23		in the art in the field of	the local processor, very	
24		networking technology	few packets will be lost in	
25		would understand this term.	the typical network.”);	
26		3Com reserves the right to	‘884 patent col. 4:61-65,	
27		rely on testimony by any	Fig. 2;	
28		expert in this action.	‘884 patent col. 5:38-42,	
			Fig. 3;	
			‘884 patent col. 6:38-42;	
			‘884 patent col. 6:58-7:34,	
			Fig. 5 (“FIG. 5 illustrates	
			the processing which occurs	
			upon interrupting the	
			processor, and the handling	
			of the packet by the	
			processor. The process	
			begins when a packet is at	
			the top of the receive FIFO	
			by testing the packet header	
			(block 400). The logic	
			determines whether a	
			pattern match bit is set	
			(block 41). If the pattern	
			match bit is set, then the	
			processor is interrupted and	
			the receive FIFO is stalled	
			(block 402). Other incoming	
			packets may still be stored	
			in the FIFO, until it	
			overflows. In a typical case,	
			the processor is able to	
			handle the packet, before a	
			FIFO overflow condition	
			occurs. ... Upon completion	

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>D-Link's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
			<p>of processing, the FIFO is "un-stalled" to begin continued handling of the data flow (block 405). After restarting the FIFO, the process proceeds (block 406) with handling packets in the data stream. If the pattern match bit was not set a block 401, then the process branches to block 406 directly. Alternative implementations are possible here. For example, the system could issue an interrupt to the processor as soon as the match is detected, rather than waiting for the packet to get to the top of the FIFO. An immediate interrupt could result in more than one packet interrupting the processor and require some kind of stack or other control construct to specify where the corresponding packets were.")</p> <p>'884 patent col. 8:63-9:27 ("After examining the matched packet, the ARM7 processor can instruct the upload state machine to either transfer the packet to the host or to discard it. All packets behind the matched packet will not be uploaded to the host until the ARM7 processor has completely processed the matched packet. If the processor takes too long to process the matched packet, and other incoming packets continue to be received off the network, the overflow condition may occur in the receive FIFO and result in dropping incoming packets. The expectation is that this problem can be avoided under most reasonable network traffic conditions since most of the packets</p>	

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2			the ARM7 processor needs to examine are short, and a block 2 K bytes of receive FIFO provides about 160 us at 100 Mbps for the processor to make the final decision.”); ‘884 patent col. 10:23-29 (“To read the packet data, the ARM7 must determine where the start and end of the data is. The address of the first word of packet data for the packet at the top of the receive FIFO is contained in a pointer register associated with the FIFO. The end of the current packet is determined by reading another pointer register, which points to the first byte after the last valid byte in the packet at the top of the receive FIFO. The data in the FIFO can then be read.”)	
3			<u>EXTRINSIC EVIDENCE:</u> Testimony of Dr. Doshi which will be based upon the intrinsic and extrinsic evidence cited above, as well as his knowledge of the usage of the term in the relevant art at the time the patent was filed. Dr. Doshi may also comment on the applicability of evidence cited by 3Com in support of its construction for this term.	
4			Transcript of February 1, 2006 Deposition Patricia C. Cross at 20:13-46:18; 60:22-61:13; 65:4-65:24; 115:7-13; Ex. 1, pp. 3COM0097931-938; Ex. 3, pp. 3COM016497-498, 500, 504-506; Ex. 4, pp. 3COM0079064-068, 112- 120.	
5			D-Link reserves the right to	

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
			rely on any testimony or exhibit therein made or introduced during the course of any deposition. D-Link reserves the right to cite to any evidence cited by any party and to rely on any position taken by the parties under the Patent Local Rules.	
	“read and process data in the identified packets from the buffer ” found in claim numbers: ‘884 patent: 1	<u>PROPOSED CONSTRUCTION:</u> from the buffer <u>DICTIONARY/TREATISE DEFINITIONS:</u> See “ buffer ,” in subsection 1. <u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> see, e.g., claim 13 (“logic which signals the second logic to process the data after at least part of the identified packet is stored in the buffer”); claim 14 (“logic which signals the second logic to process the data after the identified packet is stored in the buffer”); see also claims 1-12; claims 14-15; claim 21; claim 40; <u>Specification:</u> figs. 1-5; col. 6:38-40 (“In an alternative embodiment, the packet is supplied in parallel to a RAM buffer which is independent of the receive FIFO”); Fig. 5; 6:36-37; 3:19-26; 6:58-7:7; 10:22-29; 10:35-38; see also <u>Prosecution History:</u> Amendment, October 26, 2001, p. 2; RCE and Amendment, Aug. 15, 2002, p. 7; RCE and Amendment, Aug. 15, 2002, p. 11; RCE and Amendment, Aug. 15, 2002, p. 12; Response to Office Action, Jan. 22, 2003, p. 8; Response to Office Action, Jan. 22, 2003, p. 13-14; Notice of Allowance, Feb. 2, 2003, p. 2.	<u>PROPOSED CONSTRUCTION:</u> while the packets are in the buffer <u>INTRINSIC EVIDENCE:</u> ‘884 patent col. 6:36-37; Fig. 3 (“The processor accesses the packet from the receive FIFO 201 for processing.”); ‘884 patent at 3:19-26 (“When a particular packet in the FIFO buffer reaches a stage for upload to the host computer, the logic on the network interface card issues an interrupt to the processor on the network interface card if a flag is set. In response to the interrupt, the packet in the FIFO buffer is processed locally on the network interface card. If the FIFO buffer overflows during the processing of the packet, then packets may be lost.”); ‘884 patent col. 6:58-7:7; Fig. 5 (“If the pattern match bit is set, then the processor is interrupted and the receive FIFO is stalled (block 402). ... Upon receiving the interrupt, the processor handles the packet (block 403). As result of the packet handling process, the processor decides whether to discard the packet, modify the packet, or do nothing allowing the packet to proceed unchanged to the host	<u>PROPOSED CONSTRUCTION:</u> while the packets are in the buffer <u>INTRINSIC EVIDENCE:</u> ‘884 patent at 6:36-37 (“The processor accesses the packet from the receive FIFO 201 for processing.”) ‘884 File History, Bates No. 3COM11713, lines 6-8 (“The present invention is directed to a network interface which <i>has logic to process packets in the frame buffer</i> that are identified by a packet filter as having a particular format, <i>before the packets are transferred</i> to the host processor to which they are addressed.”) ‘884 patent at 3:19-26 (“When a particular packet in the FIFO buffer reaches a stage for upload to the host computer, the logic on the network interface card issues an interrupt to the processor on the network interface card if a flag is set. <i>In response to the interrupt, the packet in the FIFO buffer is processed locally on the network interface card.</i> If the FIFO buffer overflows during the processing of the packet, then packets may be lost.”) ‘884 patent at 6:58-7:7; Fig.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		<p>EXTRINSIC EVIDENCE: U.S. Patent Nos. 5,307,459, 5,434,872; 5,732,094; 6,327,625; and 6,526,446.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>(block 404)."); '884 patent col. 8:67-9:24 ("Once the packet advances to the front of the FIFO, an interrupt is generated to the ARM7 processor specifying that a packet pattern match has occurred and which engine has the match. The ARM7 processor reads a read pointer register, which controls the receive FIFO upload operation, for the starting address of the matched packet in the receive FIFO. During the processing of the matched packet, the ARM7 processor has a limited amount of time to decide what to do with the matched packet All packets behind the matched packet will not be uploaded to the host until the ARM7 processor has completely processed the matched packet. If the processor takes too long to process the matched packet, and other incoming packets continue to be received off the network, the overflow condition may occur in the receive FIFO and result in dropping incoming packets. The expectation is that this problem can be avoided under most reasonable network traffic conditions since most of the packets the ARM7 processor needs to examine are short, and a block 2 K bytes of receive FIFO provides about 160 us at 100 Mbps for the processor to make the final decision."); '884 patent col. 10:22-29 ("To read the packet data, the ARM7 must determine where the start and end of the data is. The address of the first word of packet data for the packet at the top of</p>	<p>5 ("FIG. 5 illustrates the processing which occurs upon interrupting the processor, and the handling of the packet by the processor. <i>The process begins when a packet is at the top of the receive FIFO</i> by testing the packet header (block 400). The logic determines whether a pattern match bit is set (block 41). <i>If the pattern match bit is set, then the processor is interrupted and the receive FIFO is stalled (block 402). . . . Upon receiving the interrupt, the processor handles the packet (block 403). . . . Upon completion of processing, the FIFO is "un-stalled" to begin continued handling of the data flow (block 405).")</i></p> <p>'884 patent col. 10:22-29 ("To read the packet data, the ARM7 must determine where the start and end of the data is. The address of the first word of packet data for the packet at the top of the receive FIFO is contained in a pointer register associated with the FIFO. The end of the current packet is determined by reading another pointer register, which points to the first byte after the last valid byte in the packet at the top of the receive FIFO. The data in the FIFO can then be read.");</p> <p>'884 patent col. 10:35-38 ("When pattern matching is enabled, the ARM7 may wish to examine the contents of the packet which was matched. To do this it must read the data out of the receive FIFO."); Prosecution History at</p>

Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		<p>the receive FIFO is contained in a pointer register associated with the FIFO. The end of the current packet is determined by reading another pointer register, which points to the first byte after the last valid byte in the packet at the top of the receive FIFO. The data in the FIFO can then be read.”);</p> <p>‘884 patent col. 10:35-38 (“When pattern matching is enabled, the ARM7 may wish to examine the contents of the packet which was matched. To do this it must read the data out of the receive FIFO.”);</p> <p>Prosecution History at DLINK 015519 (Response to Second Official Action, dated October 26, 2001, p. 2) (“The present invention is directed to a network interface which has logic to process packets in the frame buffer that are identified by a packet filter as having a particular format, before the packets are transferred to the host processor to which they are addressed.”).</p> <p><u>EXTRINSIC EVIDENCE:</u></p> <p>Testimony of Dr. Doshi which will be based upon the intrinsic and extrinsic evidence cited above, as well as his knowledge of the usage of the term in the relevant art at the time the patent was filed. Dr. Doshi may also comment on the applicability of evidence cited by 3Com in support of its construction for this term.</p> <p>Transcript of February 1, 2006 Deposition Patricia C. Cross at 20:13-46:18; 60:22-61:13; 65:4-65:24;</p>	<p>DLINK 015519 (Response to Second Official Action, dated October 26, 2001, p. 2) (“The present invention is directed to a network interface which has logic to process packets in the frame buffer that are identified by a packet filter as having a particular format, before the packets are transferred to the host processor to which they are addressed.”).</p> <p>‘884 File History, Bates No. 3COM11743 (Rule 1.121 Marked-Up Claims), lines 11-13 (“<u>second</u> logic coupled with the buffer, and responsive to the packet filter to <u>read and process data in the identified packets from the buffer, and to produce a data value dependent on contents of the packet prior to transfer of the identified packets to the second port but the first logic.</u>”) (underline text added to the claim during the prosecution of the ‘884 patent.)</p> <p>‘884 patent, Fig. 5 (“<u>402</u> INTERRUPT PROCESSOR/STALL FIFO; <u>403</u> PROCESS PACKET; <u>404</u> DISCARD PARKET [sic], MODIFY PACKET, OR DO NOTHING TO PACKET; <u>404</u> “UN-STALL” FIFO”; <u>406</u> PROCEED)</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>D-Link's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2			115:7-13; Ex. 1, pp. 3COM0097931-938; Ex. 3, pp. 3COM016497-498, 500, 504-506; Ex. 4, pp. 3COM0079064-068, 112- 120.	
3			D-Link reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.	
4			D-Link reserves the right to cite to any evidence cited by any party and to rely on any position taken by the parties under the Patent Local Rules.	
5				
6				
7				
8				
9				
10				
11				

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

B. Claim Elements in Dispute as to Whether 35 U.S.C. § 112 ¶ 6 Applies

<i>Claim element</i>	<i>3Com's proposed structures, acts, or materials to which the elements correspond</i>	<i>D-Link's proposed structures, acts, or materials to which the elements correspond</i>	<i>Realtek's proposed structures, acts, or materials to which the elements correspond</i>
<p>"logic to transfer packets out of the buffer to the other of the first and second ports according to the order of receipt, and according to the respective packet types so that packets having a particular packet type are transferred out of the order of receipt, relative to packets having another packet type"</p> <p>found in claim numbers:</p> <p>'625 patent: 23</p>	<p>3Com asserts that "logic" is a term of art that means "Circuitry and/or programming" rather than a term of claim drafting that invokes 35 U.S.C. § 112 ¶ 6. See <u>"transmit logic, responsive to the means . . ."</u> <u>supra</u> for DICTIONARY/TREATISE DEFINITIONS and EXTRINSIC EVIDENCE supporting 3Com's construction of "logic."</p> <p>The use of the word "means" in claim drafting creates a presumption that § 112 ¶ 6 governs, while the absence of the word "means" in a particular claim element creates a presumption that § 112 ¶ 6 is inapplicable.</p> <p>To the extent that the Court finds this element to be governed by 35 U.S.C. § 112 ¶ 6, such "logic" disclosed in the specification under 35 U.S.C. § 112 ¶ 6 includes, without limitation: "packet filter 14" (see fig. 1; col. 4, ln. 13); "FIFO(s) 13" (see fig. 1; col. 4, ln. 2-5, 14); "frame start header 16" (see fig. 1; col. 4, ln. 15); "frame start header 17" (see fig. 1; col. 4, ln. 18); "top packet data 18" (see fig. 1; col. 4, ln. 18); "IPsec queue 20" (see fig. 1; col. 4, ln. 21); "priority queue 21" (see fig. 1; col. 4, ln. 21-22); "packet download/receive control block 22" (see fig.</p>	<p>This claim element should be governed by 35 U.S.C. § 112 ¶ 6. The corresponding structure disclosed in the '625 patent consists of "IPsec queue 20" (fig. 1, col. 4:21), "priority queue 21" (fig. 1, col. 4:21-22), "packet upload/transmit control logic 24" (fig. 1, col. 4:26), "out of order packet transfer control block 25" (fig. 1, col. 4:28), "logic 26" (fig. 1, col. 4:29), "logic 27" (fig. 1, col. 4:30), "memory arbitration logic 28" (fig. 1, col. 4:34-35), "multiplexer 29" (fig. 1, col. 4:35), "packet transmit/upload logic 24" (fig. 5, col. 7:16); "idle state 200" (fig. 5, col. 7:17-18); "state 201" (fig. 5; col. 7:19); "path 202" (fig. 5, col. 7:25); "align pointer state 203" (fig. 5, col. 7:25) "branch 204" (fig. 5, col. 7:25); "state 205" (fig. 5, col. 7:26); "data transfer state 206" (fig. 5, col. 7:29); "branch 207" (fig. 5, col. 7:50); "retransmit state 208" (fig. 5, col. 7:51); "branch 209" (fig. 5, col. 7:55); "flush state 210" (fig. 5, col. 7:57); "branch 211" (fig. 5, col. 7:62); "transfer complete state 212" (fig. 5, col. 7:62-63); "idle state 150" (fig. 6, col. 8:52); "branch 151" (fig. 6, col. 8:55); "transfer state 152" (fig. 6, col. 8:58); "state 153" (fig. 6, col. 8:61); "state 154" (fig. 6, col. 8:62); "path 155" (fig.</p>	<p>Realtek does not dispute the applicability of 35 U.S.C. § 112 ¶ 6 to this claim element. However, Realtek identifies the following as the corresponding structure to the extent that the Court finds that 35 U.S.C. § 112 ¶ 6 governs this claim element.</p> <p>Fig. 1 – packet upload/transmit control 24, out of order packet transfer control 25, priority queue 21</p> <p>Fig. 5 – elements 200, 201, 202, 203, 204, 205, and 206</p> <p>Fig. 6 – elements 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 165, 167, 168, 169, 170, 171, 172, and 173 Fig. 8 – ASIC 814, filters and processing resources 830, upload engine 825</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>

1	<i>Claim element</i>	<i>3Com's proposed</i>	<i>D-Link's proposed</i>	<i>Realtek's proposed</i>
2		<i>structures, acts, or</i>	<i>structures, acts, or</i>	<i>structures, acts, or</i>
3		<i>materials to which the</i>	<i>materials to which the</i>	<i>materials to which the</i>
4		<i>elements correspond</i>	<i>elements correspond</i>	<i>elements correspond</i>
5		1; col. 4, ln. 22-23); " IPsec	6, col. 8:66), " path 156 "	
6		packet processing	(fig. 6, col. 9:3), " path 157 "	
7		resources 23 " (see fig. 1;	(fig. 6, col. 9:3), " path 158 "	
8		col. 4, ln. 25); " packet	(fig. 6, col. 9:3); " state 160 "	
9		upload/transmit control	(fig. 6, col. 9:9); " state 161 "	
10		logic 24 " (see fig. 1; col. 4,	(fig. 6, col. 9:14); " state	
11		ln. 26); " out of order	165 " (fig. 6, col. 9:17);	
12		packet transfer control	" state 166 " (fig. 6, col.	
13		block 25 " (see fig. 1; col. 4,	9:18); " state 167 " (fig. 6,	
14		ln. 28); " logic 26 " (see fig.	col. 9:19); " state 168 " (fig.	
15		1; col. 4, ln. 29); " logic 27 "	6, col. 9:24); " state 169 "	
16		(see fig. 1; col. 4, ln. 30);	(fig. 6, col. 9:26); " state	
17		" memory arbitration logic	170 " (fig. 6, col. 9:27);	
18		28 " (see fig. 1; col. 4, ln.	" path 171 " (fig. 6, col.	
19		34-35); " multiplexer 29 "	9:30); " path 172 " (fig. 6,	
20		(see fig. 1; col. 4, ln. 35);	col. 9:31); " restore pointer	
21		" idle state 100 " (see fig. 3;	path 173 " (fig. 6, col. 9:31);	
22		col. 5, ln. 10); " state 101 "	and " resources 830 " (fig. 8,	
23		(see fig. 3; col. 5, ln. 12);	col. 13:49).	
24		" state 102 " (see fig. 3; col.		
25		5, ln. 14); " branch 103 "		
26		(see fig. 3; col. 5, ln. 20);		
27		" branch 104 " (see fig. 3;		
28		col. 5, ln. 21); " branch		
		105 " (see fig. 3; col. 5, ln.		
		22); " state 106 " (see fig. 3;		
		col. 5, ln. 24); " state 107 "		
		(see fig. 3; col. 5, ln. 29);		
		" state 108 " (see fig. 3; col.		
		5, ln. 32); " state 120 " (see		
		fig. 4; col. 6, ln. 32); " state		
		121 " (see fig. 4; col. 6, ln.		
		38); " state 122 " (see fig. 4;		
		col. 6, ln. 46); " state 123 "		
		(see fig. 4; col. 6, ln. 49);		
		" state 124 " (see fig. 4; col.		
		6, ln. 54); " packet		
		transmit/upload logic 24 "		
		(see fig. 5; col. 7, ln 16);		
		" idle state 200 " (see fig. 5;		
		col. 7, ln 17-18); " state		
		201 " (see fig. 5; col. 7, ln		
		19); " path 202 " (see fig. 5;		
		col. 7, ln 25); " align		
		pointer state 203 " (see fig.		
		5; col. 7, ln 25); " branch		
		204 " (see fig. 5; col. 7, ln		
		25); " state 205 " (see fig. 5;		
		col. 7, ln 26); " data		

1	<i>Claim element</i>	<i>3Com's proposed</i>	<i>D-Link's proposed</i>	<i>Realtek's proposed</i>
2		<i>structures, acts, or</i>	<i>structures, acts, or</i>	<i>structures, acts, or</i>
3		<i>materials to which the</i>	<i>materials to which the</i>	<i>materials to which the</i>
4		<i>elements correspond</i>	<i>elements correspond</i>	<i>elements correspond</i>
5		transfer state 206 " (see fig. 5; col. 7, ln 29); "branch 207" (see fig. 5; col. 7, ln 50); "retransmit state 208" (see fig. 5; col. 7, ln 51); "branch 209" (see fig. 5; col. 7, ln 55); "flush state 210" (see fig. 5; col. 7, ln 57); "branch 211" (see fig. 5; col. 7, ln 62); "transfer complete state 212" (see fig. 5; col. 7, ln 62-63); and "resources 830" (see fig. 8; col. 13, ln. 48); <u>see also</u> elements 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 165, 167, 168, 169, 170, 171, 172, and 173 (fig. 6); ASIC 814, filters and processing resources 830, upload engine 825 (fig. 8).		
15	"second logic coupled with the buffer, and responsive to the packet filter to read and process data in the identified packets from the buffer, and to produce a data value dependent on contents of the packet prior to transfer of the identified packets to the second port by the first logic"	3Com asserts that "logic" is a term of art that means "Circuitry and/or programming" rather than a term of claim drafting that invokes 35 U.S.C. § 112 ¶ 6. <u>See</u> "transmit logic, responsive to the means" <u>supra</u> for DICTIONARY/TREATISE DEFINITIONS and EXTRINSIC EVIDENCE supporting 3Com's construction of "logic."	This claim element should be governed by 35 U.S.C. § 112 ¶6. The corresponding structure disclosed in the '884 patent consists of "embedded processor 14" (fig. 1, col. 4:14-15), "embedded processor 118" (fig. 2, col. 5:8), "processor 220" (fig. 3, col. 6:36), and "ARM7 embedded processor subsystem" (col. 5:14-21). <u>See also</u> Cols. 1:61-2:16; 3:47-56; 4:28-36; 5:8-21; 6:34-37; 6:58-7:11; 9:1-26; 10:11-43.	Realtek does not dispute the applicability of 35 U.S.C. § 112 ¶6 to this claim element. However, Realtek identifies the following as the corresponding structure to the extent that the Court finds that 35 U.S.C. § 112 ¶ 6 governs this claim element.
22	found in claim numbers:	The use of the word "means" in claim drafting creates a presumption that § 112 ¶ 6 governs, while the absence of the word "means" in a particular claim element creates a presumption that § 112 ¶ 6 is inapplicable.	In the alternative, in the event this phrase is determined not to be governed by 35 U.S.C. § 112 ¶6, D-Link believes the term "second logic" should be construed to mean "processing resources configured to perform specified binary tasks,	Fig. 1 – processor (slower) 14 Fig. 2 – processor (slower than data path) 118, including ARM 7 processor Fig. 3 – processor 220 Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.
27	'884 patent: 1	To the extent that the Court finds this element to be governed by 35 U.S.C. §		

1	<i>Claim element</i>	<i>3Com's proposed structures, acts, or materials to which the elements correspond</i>	<i>D-Link's proposed structures, acts, or materials to which the elements correspond</i>	<i>Realtek's proposed structures, acts, or materials to which the elements correspond</i>
2				
3				
4		112 ¶ 6, such "second logic" disclosed in the specification under 35 U.S.C. § 112 ¶ 6 includes, without limitation:	where the processing resources operate at speeds slower than the speed of the incoming packet stream."	
5		"hardware filtering logic 15" (see fig. 1; col. 4, ln. 16); "embedded processor 14" (see fig. 1; col. 4, ln. 15-16); "line 18" (see fig. 1; col. 4, ln. 26); "embedded processor 118" (see fig. 2; col. 5, ln. 8); "pattern match modules, modules 203, 204, 205 and 206" (see fig. 3; col. 5, ln. 43);	<u>INTRINSIC EVIDENCE:</u> '884 patent col. 1:47-58 ("Relatively powerful processors by today's standards are required to keep up with fast networks, such as 100 Megabit per second or Gigabit per second Ethernet. However, such powerful processors add significant cost to the network interface cards. This imbalance in the cost of processing power and network speed is likely to continue to arise in a variety of settings as technology advances on both fronts. Accordingly, it is desirable to provide a network interface capable of handling certain specialized packets, without incurring the increased costs associated with powerful on chip, or on-board, processors.");	
6		"packet classify unit 210" (see fig. 3; col. 5, ln. 44);		
7		"receive FIFO control logic 218" (see fig. 3; col. 6, ln. 29); "processor 220" (see fig. 3; col. 6, ln. 36);		
8		"block 300" (see fig. 4; col. 6, ln. 45); "block 301" (see fig. 4; col. 6, ln. 47-48);		
9		"block 302" (see fig. 4; col. 6, ln. 49); "block 303" (see fig. 4; col. 6, ln. 50); "block 304" (see fig. 4; col. 6, ln. 52); "block 305" (see fig. 4; col. 6, ln. 54); "block 306" (see fig. 4; col. 6, ln. 55);		
10		"block 400" (see fig. 5; col. 6, ln. 61); "block 41" (see col. 6, ln. 63); "block 401" (see fig. 5); "block 402" (see fig. 5; col. 6, ln. 64);		
11		"block 403" (see fig. 5; col. 7, ln. 2); "block 404" (see fig. 5; col. 7, ln. 5); "block 405" (see fig. 5; col. 7, ln. 7); "block 406" (see fig. 5; col. 7, ln. 8); "ARM7 processor" (col. 9, ln. 23);		
12		and "general purpose processor module" (see col. 11, ln. 29).		
13			... Because the processor is only required to handle packets identified by the	
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25				
26				
27				
28				

1	<i>Claim element</i>	<i>3Com's proposed</i>	<i>D-Link's proposed</i>	<i>Realtek's proposed</i>
2		<i>structures, acts, or</i>	<i>structures, acts, or</i>	<i>structures, acts, or</i>
3		<i>materials to which the</i>	<i>materials to which the</i>	<i>materials to which the</i>
4		<i>elements correspond</i>	<i>elements correspond</i>	<i>elements correspond</i>
5			dedicated packet filter logic, it need not have the capability to keep up with the entire data stream.”);	
6			‘884 patent col. 3:47-53 (“Accordingly, an integrated circuit network interface device for a high speed network medium is provided with the relatively slow, low-cost embedded processor. Hardware pattern matching logic supports pattern matching at the speed of the incoming packet stream, and signals the embedded processor when a packet having one of the plurality of variant formats is detected.”);	
7			‘884 patent col. 4:28-36, Fig. 1 (“The integrated circuit 10 is capable therefore of handling higher speed networks with more complex network management functions, with reduced disruption of the processes in the receive path 13, with a lower cost processor. The processor 14 assisted by the hardware filter 15 may be slower, and have lower cost, than a more complex and higher speed processor which would be required without the filter 15.”);	
8			‘884 patent col. 5:8-21 (“An embedded processor 118 is also coupled to the receive path, and to other components on the ASIC 101. The embedded processor 118 is coupled to the on-board memory 103 via interface 119. The processor executes instructions stored in the	
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25				
26				
27				
28				

1	<i>Claim element</i>	<i>3Com's proposed</i>	<i>D-Link's proposed</i>	<i>Realtek's proposed</i>
2		<i>structures, acts, or</i>	<i>structures, acts, or</i>	<i>structures, acts, or</i>
3		<i>materials to which the</i>	<i>materials to which the</i>	<i>materials to which the</i>
4		<i>elements correspond</i>	<i>elements correspond</i>	<i>elements correspond</i>
5			memory 103, in order to	
6			process identified packets in	
7			the receive path. In one	
8			embodiment, the processor	
9			118 comprises a RISC	
10			processor operating with a	
11			processor clock of 25 MHz,	
12			such as for example an	
13			ARM7 embedded processor	
14			subsystem commercially	
15			available from ARM Ltd.,	
16			of Cambridge, England. The	
17			effective instruction	
18			execution rate of the	
19			processor in this example is	
20			less than 25 MHz, because	
21			of the limitations imposed	
22			by the speed of the on-board	
23			memory 103.”);	
24			‘884 patent col. 6:34-37	
25			(“When a packet reaches the	
26			top of the receive FIFO 201,	
27			the receive FIFO control	
28			logic 218 generates an	
			interrupt on line 219 to the	
			processor 220. The	
			processor accesses the	
			packet from the receive	
			FIFO 201 for processing.”);	
			‘884 patent col. 6:58-7:11,	
			Fig. 5 (describing “the	
			handling of the packet by	
			the processor”);	
			‘884 patent col. 9:1-26	
			(describing implementation	
			with “ARM7 processor”);	
			‘884 patent col. 10:11-43	
			(same);	
			‘884 patent col. 10:53-58	
			(“The invention is also	
			applicable to other	
			environments, including	
			environments ... in which a	
			communication channel is	
			supplying data packets at a	
			high-speed relative to the	
			processing power used for	
			handling selected packets in	
			the channel.”).	

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	<i>Claim element</i>	<i>3Com's proposed structures, acts, or materials to which the elements correspond</i>	<i>D-Link's proposed structures, acts, or materials to which the elements correspond</i>	<i>Realtek's proposed structures, acts, or materials to which the elements correspond</i>
			<p><u>EXTRINSIC EVIDENCE:</u> Testimony of Dr. Doshi which will be based upon the intrinsic and extrinsic evidence cited above, as well as his knowledge of the usage of the term in the relevant art at the time the patent was filed. Dr. Doshi may also comment on the applicability of evidence cited by 3Com in support of its construction for this term.</p> <p>Transcript of February 1, 2006 Deposition Patricia C. Cross at 20:13-46:18; 60:22-61:13; 65:4-65:24; 115:7-13; Ex. 1, pp. 3COM0097931-938; Ex. 3, pp. 3COM016497-498, 500, 504-506; Ex. 4, pp. 3COM0079064-068, 112-120.</p> <p>D-Link reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>D-Link reserves the right to cite to any evidence cited by any party and to rely on any position taken by the parties under the Patent Local Rules.</p>	
	<p>“means for comparing the counter to the threshold value in the alterable storage location and generating an indication signal to the host processor</p>	<p>3Com agrees that 35 U.S.C. § 112 ¶ 6 governs “means for comparing” but does not govern the additional limitation of “generating.” To the extent the Court finds § 112 ¶ 6 applicable to “generating,” each of the following structures, acts or materials, without</p>	<p>.</p>	<p>Realtek contends that 35 U.S.C. § 112 ¶ 6 governs both “means for comparing . . .” and “means for . . . generating an indication signal . . .” and identifies the corresponding structures, acts, or materials as follows:</p>

1	<i>Claim element</i>	<i>3Com's proposed</i>	<i>D-Link's proposed</i>	<i>Realtek's proposed</i>
2		<i>structures, acts, or</i>	<i>structures, acts, or</i>	<i>structures, acts, or</i>
3		<i>materials to which the</i>	<i>materials to which the</i>	<i>materials to which the</i>
4		<i>elements correspond</i>	<i>elements correspond</i>	<i>elements correspond</i>
5	responsive to a	limitation, which		Figs. 12a-18 – receive
6	comparison of the	correspond to “means for		threshold logic
7	counter and the	comparing” are also		Figs. 19-23 – transfer
8	alterable storage	enabling with respect to the		threshold logic
9	location”	generation of an indication		Figs 24-28 – download
10	found in claim	signal to a host processor:		transmit threshold logic
11	numbers:	“ comparator 213 ” outputs		Figs. 29-34 – transmit
12	‘459 patent: 1	data to “ RCV		threshold logic
13		COMPLETE control		Realtek reserves the right to
14		block 210 ” (see fig. 14, col.		rely on any statement made
15		31, ln. 41), which generates		by any party under the
16		an indication signal (see col		Patent Local Rules.
17		31, ln. 41-49); “ EARLY		
18		INDICATION LATCH		
19		block 512 ” (see col. 38, ln.		
20		51-55); “ early xmit		
21		complete block ” (see col.		
22		39, ln 57); and “ AND gate		
23		616 ” (see fig. 31; col. 40, ln.		
24		46); <u>see also</u> receive		
25		threshold logic (figs. 12a-		
26		18); transfer threshold logic		
27		(figs. 19-23); download		
28		transmit threshold logic		
		(figs. 24-28); transmit		
		threshold logic (figs. 29-34).		
	“means, coupled with	3Com contends that the		Realtek contends that 35
	the buffer memory	means for monitoring the		U.S.C. § 112 ¶ 6 governs
	and including a host	transferring of data is		this claim element and
	system alterable	governed by 35 U.S.C. § 112		identifies the corresponding
	threshold store for	¶ 6, but contends that the		structures, acts, or materials
	storing a threshold	buffer memory and host		as follows:
	value, for monitoring	system alterable threshold		Fig. 2 – threshold logic 36,
	the transferring of data	store for storing a value to		threshold store 43
	of a frame to the buffer	which those means are		Fig. 3 – RAM 15
	memory to make a	coupled are not elements		Fig. 5 – transmit descriptor
	threshold determination	governed by 35 U.S.C. § 112		and download DMA logic
	of an amount of data of	¶ 6.		107
	the frame transferred to	The “means . . . for		Fig. 11 – counter 300, AND
	the buffer memory”	monitoring” disclosed in the		Gate 301, delay circuit 302,
	found in claim	specification under 35		adder 304, and D-type flip-
		U.S.C. § 112 ¶ 6 includes,		flops 305, 206
		without limitation:		Fig. 12 – start threshold
		“ threshold logic 36 ” (see		register 320, download
		fig. 2; col. 4, ln. 30-31, 40-		
		41); “ early transmit logic		
		6A ” (see fig. 1; col. 4, ln.		
		11); “ download DMA logic		

<i>Claim element</i>	<i>3Com's proposed structures, acts, or materials to which the elements correspond</i>	<i>D-Link's proposed structures, acts, or materials to which the elements correspond</i>	<i>Realtek's proposed structures, acts, or materials to which the elements correspond</i>
numbers: '872 patent: 10	58 " (see figs. 4, 4A; col. 23, ln. 22); " 11 bit counter 300 " (see fig. 11; col. 23, ln. 30); and " download bytesResidentValue " (see fig. 11; col. 24, ln. 9); <u>see also</u> threshold store 43 (fig. 2); network interface processor 14, RAM 15 (fig. 3); transmit descriptor and download DMA logic 107 (fig. 5); elements 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 320, 321, 322, 323 (figs. 11 and 12); elements 330, 331, and 332 (fig. 13); elements 335, 336, and 337 (fig. 14); elements 340, 341, and 342 (fig. 15); elements 350, 351, 352, 353, 354, 355, 356, 357 (fig. 16); elements 370, 371, 372, and 373 (fig. 17).		compare clock 321, and immediate data comparator 322 Fig. 13 – threshold registers 330, 331, and threshold valid register 332 Fig. 14 – threshold value state diagram elements 335-37 Fig. 15 – comparator 340, AND gate 341, comparator 342 Fig. 16 – counter 350, comparators 351-353, MUX 354, and gate 355, comparator 357 Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.

II. PATENT L.R. 4-3(c): TIME FOR CLAIM CONSTRUCTION HEARING

The parties believe that one day will be sufficient for the Claim Construction Hearing.

III. PATENT L.R. 4-3(d): WITNESSES AT CLAIM CONSTRUCTION HEARING

Pursuant to Patent L.R. 4-3(d), Standing Order 3.2, and the February 14, 2006 teleconference with the Court, the parties understand that the Court will not receive live testimony and/or expert declarations in connection with the briefing and/or hearing on claim construction. However, the parties reserve their rights to provide expert testimonies and expert declarations relevant to claim constructions in later proceedings with the Court or other courts.

1 **IV. PATENT L.R. 4-3(e): OTHER ISSUES FOR PRE-CLAIM CONSTRUCTION**
2 **HEARING CONFERENCE**

3 The parties have not identified any other issues which might appropriately be taken
4 up at a prehearing conference prior to the Claim Construction Hearing.
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

1 Dated: March 31, 2006

Respectfully Submitted,

2 SIMPSON THACHER & BARTLETT LLP

3 By: /s/ Henry B. Gutman

Henry B. Gutman (admitted *pro hac vice*)

4 Attorneys for Plaintiff/Counterdefendant

5 3Com Corporation

6 Dated: March 31, 2006

Respectfully Submitted,

7 AKIN GUMP STRAUSS HAUER & FELD LLP

8 By: /s/ Elizabeth H. Rader

Elizabeth H. Rader (CSB No. 184963)

9 Attorneys for Defendant/Counterplaintiff

10 Realtek Semiconductor Corp.

11 Dated: March 31, 2006

Respectfully Submitted,

12 FISH & RICHARDSON P.C.

13 By: /s/ David M. Barkan

David M. Barkan

14 Attorneys for Defendant/Counterplaintiff

15 D-Link Systems, Inc. (Case No. Cv-05-00098-VRW)

16 Pursuant to General Order No. 45, Section X(B) regarding signatures, I attest under penalty
17 of perjury that concurrence in the filing of this document has been obtained from Elizabeth H. Rader and
18 David M. Barkan.

19 Dated: March 31, 2006

SIMPSON THACHER & BARTLETT LLP

20 By: /s/ Henry B. Gutman

Henry B. Gutman (admitted *pro hac vice*)

21 Attorneys for Plaintiff/Counterdefendant

22 3Com Corporation